Contiki 2.5
AT91SAM7S256.h
1 // ----------------------------------------------------------------------------
2 // ATMEL Microcontroller Software Support - ROUSSET -
3 // ----------------------------------------------------------------------------
4 // Copyright (c) 2006, Atmel Corporation
5 //
6 // All rights reserved.
7 //
8 // Redistribution and use in source and binary forms, with or without
9 // modification, are permitted provided that the following conditions are met:
10 //
11 // - Redistributions of source code must retain the above copyright notice,
12 // this list of conditions and the disclaimer below.
13 //
14 // Atmel's name may not be used to endorse or promote products derived from
15 // this software without specific prior written permission.
16 //
17 // DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18 // IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19 // MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20 // DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21 // INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23 // OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24 // LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25 // NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26 // EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 // ----------------------------------------------------------------------------
28 // File Name : AT91SAM7S256.h
29 // Object : AT91SAM7S256 definitions
30 // Generated : AT91 SW Application Group 07/07/2008 (16:12:57)
31 //
32 // CVS Reference : /AT91SAM7S256.pl/1.12/Wed Aug 30 14:08:39 2006//
33 // CVS Reference : /SYS_SAM7S.pl/1.2/Thu Feb 3 10:47:39 2005//
34 // CVS Reference : /MC_SAM7S.pl/1.4/Thu Feb 16 16:45:50 2006//
35 // CVS Reference : /PMC_SAM7S_USB.pl/1.4/Tue Feb 8 14:00:19 2005//
36 // CVS Reference : /RSTC_SAM7S.pl/1.2/Wed Jul 13 15:25:17 2005//
37 // CVS Reference : /UDP_4ept.pl/1.1/Thu Aug 3 12:26:00 2006//
38 // CVS Reference : /PWM_SAM7S.pl/1.1/Tue May 10 12:38:54 2005//
39 // CVS Reference : /RTTC_6081A.pl/1.2/Thu Nov 4 13:57:22 2004//
40 // CVS Reference : /PITC_6079A.pl/1.2/Thu Nov 4 13:56:22 2004//
41 // CVS Reference : /WDTC_6080A.pl/1.3/Thu Nov 4 13:58:52 2004//
42 // CVS Reference : /VREG_6085B.pl/1.1/Tue Feb 1 16:40:38 2005//
43 // CVS Reference : /AIC_6075B.pl/1.3/Fri May 20 14:21:42 2005//
44 // CVS Reference : /PIO_6057A.pl/1.2/Thu Feb 3 10:29:42 2005//
45 // CVS Reference : /DBGU_6059D.pl/1.1/Mon Jan 31 13:54:41 2005//
46 // CVS Reference : /US_6089C.pl/1.1/Mon Jan 31 13:56:02 2005//
47 // CVS Reference : /SPI_6088D.pl/1.3/Fri May 20 14:23:02 2005//
48 // CVS Reference : /SSC_6078A.pl/1.1/Tue Jul 13 07:10:41 2004//
49 // CVS Reference : /TC_6082A.pl/1.7/Wed Mar 9 16:31:51 2005//
50 // CVS Reference : /TWI_6061A.pl/1.2/Fri Oct 27 11:40:48 2006//
51 // CVS Reference : /PDC_6074C.pl/1.2/Thu Feb 3 09:02:11 2005//
52 // CVS Reference : /ADC_6051C.pl/1.1/Mon Jan 31 13:12:40 2005//
53 // ----------------------------------------------------------------------------
54 
55 #ifndef AT91SAM7S256_H
56 #define AT91SAM7S256_H
57 
58 #ifndef __ASSEMBLY__
59 typedef volatile unsigned int AT91_REG;// Hardware register definition
60 #define AT91_CAST(a) (a)
61 #else
62 #define AT91_CAST(a)
63 #endif
64 
65 // *****************************************************************************
66 // SOFTWARE API DEFINITION FOR System Peripherals
67 // *****************************************************************************
68 #ifndef __ASSEMBLY__
69 typedef struct _AT91S_SYS {
70  AT91_REG AIC_SMR[32]; // Source Mode Register
71  AT91_REG AIC_SVR[32]; // Source Vector Register
72  AT91_REG AIC_IVR; // IRQ Vector Register
73  AT91_REG AIC_FVR; // FIQ Vector Register
74  AT91_REG AIC_ISR; // Interrupt Status Register
75  AT91_REG AIC_IPR; // Interrupt Pending Register
76  AT91_REG AIC_IMR; // Interrupt Mask Register
77  AT91_REG AIC_CISR; // Core Interrupt Status Register
78  AT91_REG Reserved0[2]; //
79  AT91_REG AIC_IECR; // Interrupt Enable Command Register
80  AT91_REG AIC_IDCR; // Interrupt Disable Command Register
81  AT91_REG AIC_ICCR; // Interrupt Clear Command Register
82  AT91_REG AIC_ISCR; // Interrupt Set Command Register
83  AT91_REG AIC_EOICR; // End of Interrupt Command Register
84  AT91_REG AIC_SPU; // Spurious Vector Register
85  AT91_REG AIC_DCR; // Debug Control Register (Protect)
86  AT91_REG Reserved1[1]; //
87  AT91_REG AIC_FFER; // Fast Forcing Enable Register
88  AT91_REG AIC_FFDR; // Fast Forcing Disable Register
89  AT91_REG AIC_FFSR; // Fast Forcing Status Register
90  AT91_REG Reserved2[45]; //
91  AT91_REG DBGU_CR; // Control Register
92  AT91_REG DBGU_MR; // Mode Register
93  AT91_REG DBGU_IER; // Interrupt Enable Register
94  AT91_REG DBGU_IDR; // Interrupt Disable Register
95  AT91_REG DBGU_IMR; // Interrupt Mask Register
96  AT91_REG DBGU_CSR; // Channel Status Register
97  AT91_REG DBGU_RHR; // Receiver Holding Register
98  AT91_REG DBGU_THR; // Transmitter Holding Register
99  AT91_REG DBGU_BRGR; // Baud Rate Generator Register
100  AT91_REG Reserved3[7]; //
101  AT91_REG DBGU_CIDR; // Chip ID Register
102  AT91_REG DBGU_EXID; // Chip ID Extension Register
103  AT91_REG DBGU_FNTR; // Force NTRST Register
104  AT91_REG Reserved4[45]; //
105  AT91_REG DBGU_RPR; // Receive Pointer Register
106  AT91_REG DBGU_RCR; // Receive Counter Register
107  AT91_REG DBGU_TPR; // Transmit Pointer Register
108  AT91_REG DBGU_TCR; // Transmit Counter Register
109  AT91_REG DBGU_RNPR; // Receive Next Pointer Register
110  AT91_REG DBGU_RNCR; // Receive Next Counter Register
111  AT91_REG DBGU_TNPR; // Transmit Next Pointer Register
112  AT91_REG DBGU_TNCR; // Transmit Next Counter Register
113  AT91_REG DBGU_PTCR; // PDC Transfer Control Register
114  AT91_REG DBGU_PTSR; // PDC Transfer Status Register
115  AT91_REG Reserved5[54]; //
116  AT91_REG PIOA_PER; // PIO Enable Register
117  AT91_REG PIOA_PDR; // PIO Disable Register
118  AT91_REG PIOA_PSR; // PIO Status Register
119  AT91_REG Reserved6[1]; //
120  AT91_REG PIOA_OER; // Output Enable Register
121  AT91_REG PIOA_ODR; // Output Disable Registerr
122  AT91_REG PIOA_OSR; // Output Status Register
123  AT91_REG Reserved7[1]; //
124  AT91_REG PIOA_IFER; // Input Filter Enable Register
125  AT91_REG PIOA_IFDR; // Input Filter Disable Register
126  AT91_REG PIOA_IFSR; // Input Filter Status Register
127  AT91_REG Reserved8[1]; //
128  AT91_REG PIOA_SODR; // Set Output Data Register
129  AT91_REG PIOA_CODR; // Clear Output Data Register
130  AT91_REG PIOA_ODSR; // Output Data Status Register
131  AT91_REG PIOA_PDSR; // Pin Data Status Register
132  AT91_REG PIOA_IER; // Interrupt Enable Register
133  AT91_REG PIOA_IDR; // Interrupt Disable Register
134  AT91_REG PIOA_IMR; // Interrupt Mask Register
135  AT91_REG PIOA_ISR; // Interrupt Status Register
136  AT91_REG PIOA_MDER; // Multi-driver Enable Register
137  AT91_REG PIOA_MDDR; // Multi-driver Disable Register
138  AT91_REG PIOA_MDSR; // Multi-driver Status Register
139  AT91_REG Reserved9[1]; //
140  AT91_REG PIOA_PPUDR; // Pull-up Disable Register
141  AT91_REG PIOA_PPUER; // Pull-up Enable Register
142  AT91_REG PIOA_PPUSR; // Pull-up Status Register
143  AT91_REG Reserved10[1]; //
144  AT91_REG PIOA_ASR; // Select A Register
145  AT91_REG PIOA_BSR; // Select B Register
146  AT91_REG PIOA_ABSR; // AB Select Status Register
147  AT91_REG Reserved11[9]; //
148  AT91_REG PIOA_OWER; // Output Write Enable Register
149  AT91_REG PIOA_OWDR; // Output Write Disable Register
150  AT91_REG PIOA_OWSR; // Output Write Status Register
151  AT91_REG Reserved12[469]; //
152  AT91_REG PMC_SCER; // System Clock Enable Register
153  AT91_REG PMC_SCDR; // System Clock Disable Register
154  AT91_REG PMC_SCSR; // System Clock Status Register
155  AT91_REG Reserved13[1]; //
156  AT91_REG PMC_PCER; // Peripheral Clock Enable Register
157  AT91_REG PMC_PCDR; // Peripheral Clock Disable Register
158  AT91_REG PMC_PCSR; // Peripheral Clock Status Register
159  AT91_REG Reserved14[1]; //
160  AT91_REG PMC_MOR; // Main Oscillator Register
161  AT91_REG PMC_MCFR; // Main Clock Frequency Register
162  AT91_REG Reserved15[1]; //
163  AT91_REG PMC_PLLR; // PLL Register
164  AT91_REG PMC_MCKR; // Master Clock Register
165  AT91_REG Reserved16[3]; //
166  AT91_REG PMC_PCKR[3]; // Programmable Clock Register
167  AT91_REG Reserved17[5]; //
168  AT91_REG PMC_IER; // Interrupt Enable Register
169  AT91_REG PMC_IDR; // Interrupt Disable Register
170  AT91_REG PMC_SR; // Status Register
171  AT91_REG PMC_IMR; // Interrupt Mask Register
172  AT91_REG Reserved18[36]; //
173  AT91_REG RSTC_RCR; // Reset Control Register
174  AT91_REG RSTC_RSR; // Reset Status Register
175  AT91_REG RSTC_RMR; // Reset Mode Register
176  AT91_REG Reserved19[5]; //
177  AT91_REG RTTC_RTMR; // Real-time Mode Register
178  AT91_REG RTTC_RTAR; // Real-time Alarm Register
179  AT91_REG RTTC_RTVR; // Real-time Value Register
180  AT91_REG RTTC_RTSR; // Real-time Status Register
181  AT91_REG PITC_PIMR; // Period Interval Mode Register
182  AT91_REG PITC_PISR; // Period Interval Status Register
183  AT91_REG PITC_PIVR; // Period Interval Value Register
184  AT91_REG PITC_PIIR; // Period Interval Image Register
185  AT91_REG WDTC_WDCR; // Watchdog Control Register
186  AT91_REG WDTC_WDMR; // Watchdog Mode Register
187  AT91_REG WDTC_WDSR; // Watchdog Status Register
188  AT91_REG Reserved20[5]; //
189  AT91_REG VREG_MR; // Voltage Regulator Mode Register
190 } AT91S_SYS, *AT91PS_SYS;
191 #else
192 
193 #endif
194 
195 // *****************************************************************************
196 // SOFTWARE API DEFINITION FOR Advanced Interrupt Controller
197 // *****************************************************************************
198 #ifndef __ASSEMBLY__
199 typedef struct _AT91S_AIC {
200  AT91_REG AIC_SMR[32]; // Source Mode Register
201  AT91_REG AIC_SVR[32]; // Source Vector Register
202  AT91_REG AIC_IVR; // IRQ Vector Register
203  AT91_REG AIC_FVR; // FIQ Vector Register
204  AT91_REG AIC_ISR; // Interrupt Status Register
205  AT91_REG AIC_IPR; // Interrupt Pending Register
206  AT91_REG AIC_IMR; // Interrupt Mask Register
207  AT91_REG AIC_CISR; // Core Interrupt Status Register
208  AT91_REG Reserved0[2]; //
209  AT91_REG AIC_IECR; // Interrupt Enable Command Register
210  AT91_REG AIC_IDCR; // Interrupt Disable Command Register
211  AT91_REG AIC_ICCR; // Interrupt Clear Command Register
212  AT91_REG AIC_ISCR; // Interrupt Set Command Register
213  AT91_REG AIC_EOICR; // End of Interrupt Command Register
214  AT91_REG AIC_SPU; // Spurious Vector Register
215  AT91_REG AIC_DCR; // Debug Control Register (Protect)
216  AT91_REG Reserved1[1]; //
217  AT91_REG AIC_FFER; // Fast Forcing Enable Register
218  AT91_REG AIC_FFDR; // Fast Forcing Disable Register
219  AT91_REG AIC_FFSR; // Fast Forcing Status Register
220 } AT91S_AIC, *AT91PS_AIC;
221 #else
222 #define AIC_SMR (AT91_CAST(AT91_REG *) 0x00000000) // (AIC_SMR) Source Mode Register
223 #define AIC_SVR (AT91_CAST(AT91_REG *) 0x00000080) // (AIC_SVR) Source Vector Register
224 #define AIC_IVR (AT91_CAST(AT91_REG *) 0x00000100) // (AIC_IVR) IRQ Vector Register
225 #define AIC_FVR (AT91_CAST(AT91_REG *) 0x00000104) // (AIC_FVR) FIQ Vector Register
226 #define AIC_ISR (AT91_CAST(AT91_REG *) 0x00000108) // (AIC_ISR) Interrupt Status Register
227 #define AIC_IPR (AT91_CAST(AT91_REG *) 0x0000010C) // (AIC_IPR) Interrupt Pending Register
228 #define AIC_IMR (AT91_CAST(AT91_REG *) 0x00000110) // (AIC_IMR) Interrupt Mask Register
229 #define AIC_CISR (AT91_CAST(AT91_REG *) 0x00000114) // (AIC_CISR) Core Interrupt Status Register
230 #define AIC_IECR (AT91_CAST(AT91_REG *) 0x00000120) // (AIC_IECR) Interrupt Enable Command Register
231 #define AIC_IDCR (AT91_CAST(AT91_REG *) 0x00000124) // (AIC_IDCR) Interrupt Disable Command Register
232 #define AIC_ICCR (AT91_CAST(AT91_REG *) 0x00000128) // (AIC_ICCR) Interrupt Clear Command Register
233 #define AIC_ISCR (AT91_CAST(AT91_REG *) 0x0000012C) // (AIC_ISCR) Interrupt Set Command Register
234 #define AIC_EOICR (AT91_CAST(AT91_REG *) 0x00000130) // (AIC_EOICR) End of Interrupt Command Register
235 #define AIC_SPU (AT91_CAST(AT91_REG *) 0x00000134) // (AIC_SPU) Spurious Vector Register
236 #define AIC_DCR (AT91_CAST(AT91_REG *) 0x00000138) // (AIC_DCR) Debug Control Register (Protect)
237 #define AIC_FFER (AT91_CAST(AT91_REG *) 0x00000140) // (AIC_FFER) Fast Forcing Enable Register
238 #define AIC_FFDR (AT91_CAST(AT91_REG *) 0x00000144) // (AIC_FFDR) Fast Forcing Disable Register
239 #define AIC_FFSR (AT91_CAST(AT91_REG *) 0x00000148) // (AIC_FFSR) Fast Forcing Status Register
240 
241 #endif
242 // -------- AIC_SMR : (AIC Offset: 0x0) Control Register --------
243 #define AT91C_AIC_PRIOR (0x7 << 0) // (AIC) Priority Level
244 #define AT91C_AIC_PRIOR_LOWEST (0x0) // (AIC) Lowest priority level
245 #define AT91C_AIC_PRIOR_HIGHEST (0x7) // (AIC) Highest priority level
246 #define AT91C_AIC_SRCTYPE (0x3 << 5) // (AIC) Interrupt Source Type
247 #define AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL (0x0 << 5) // (AIC) Internal Sources Code Label High-level Sensitive
248 #define AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL (0x0 << 5) // (AIC) External Sources Code Label Low-level Sensitive
249 #define AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE (0x1 << 5) // (AIC) Internal Sources Code Label Positive Edge triggered
250 #define AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE (0x1 << 5) // (AIC) External Sources Code Label Negative Edge triggered
251 #define AT91C_AIC_SRCTYPE_HIGH_LEVEL (0x2 << 5) // (AIC) Internal Or External Sources Code Label High-level Sensitive
252 #define AT91C_AIC_SRCTYPE_POSITIVE_EDGE (0x3 << 5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered
253 // -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register --------
254 #define AT91C_AIC_NFIQ (0x1 << 0) // (AIC) NFIQ Status
255 #define AT91C_AIC_NIRQ (0x1 << 1) // (AIC) NIRQ Status
256 // -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) --------
257 #define AT91C_AIC_DCR_PROT (0x1 << 0) // (AIC) Protection Mode
258 #define AT91C_AIC_DCR_GMSK (0x1 << 1) // (AIC) General Mask
259 
260 // *****************************************************************************
261 // SOFTWARE API DEFINITION FOR Peripheral DMA Controller
262 // *****************************************************************************
263 #ifndef __ASSEMBLY__
264 typedef struct _AT91S_PDC {
265  AT91_REG PDC_RPR; // Receive Pointer Register
266  AT91_REG PDC_RCR; // Receive Counter Register
267  AT91_REG PDC_TPR; // Transmit Pointer Register
268  AT91_REG PDC_TCR; // Transmit Counter Register
269  AT91_REG PDC_RNPR; // Receive Next Pointer Register
270  AT91_REG PDC_RNCR; // Receive Next Counter Register
271  AT91_REG PDC_TNPR; // Transmit Next Pointer Register
272  AT91_REG PDC_TNCR; // Transmit Next Counter Register
273  AT91_REG PDC_PTCR; // PDC Transfer Control Register
274  AT91_REG PDC_PTSR; // PDC Transfer Status Register
275 } AT91S_PDC, *AT91PS_PDC;
276 #else
277 #define PDC_RPR (AT91_CAST(AT91_REG *) 0x00000000) // (PDC_RPR) Receive Pointer Register
278 #define PDC_RCR (AT91_CAST(AT91_REG *) 0x00000004) // (PDC_RCR) Receive Counter Register
279 #define PDC_TPR (AT91_CAST(AT91_REG *) 0x00000008) // (PDC_TPR) Transmit Pointer Register
280 #define PDC_TCR (AT91_CAST(AT91_REG *) 0x0000000C) // (PDC_TCR) Transmit Counter Register
281 #define PDC_RNPR (AT91_CAST(AT91_REG *) 0x00000010) // (PDC_RNPR) Receive Next Pointer Register
282 #define PDC_RNCR (AT91_CAST(AT91_REG *) 0x00000014) // (PDC_RNCR) Receive Next Counter Register
283 #define PDC_TNPR (AT91_CAST(AT91_REG *) 0x00000018) // (PDC_TNPR) Transmit Next Pointer Register
284 #define PDC_TNCR (AT91_CAST(AT91_REG *) 0x0000001C) // (PDC_TNCR) Transmit Next Counter Register
285 #define PDC_PTCR (AT91_CAST(AT91_REG *) 0x00000020) // (PDC_PTCR) PDC Transfer Control Register
286 #define PDC_PTSR (AT91_CAST(AT91_REG *) 0x00000024) // (PDC_PTSR) PDC Transfer Status Register
287 
288 #endif
289 // -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register --------
290 #define AT91C_PDC_RXTEN (0x1 << 0) // (PDC) Receiver Transfer Enable
291 #define AT91C_PDC_RXTDIS (0x1 << 1) // (PDC) Receiver Transfer Disable
292 #define AT91C_PDC_TXTEN (0x1 << 8) // (PDC) Transmitter Transfer Enable
293 #define AT91C_PDC_TXTDIS (0x1 << 9) // (PDC) Transmitter Transfer Disable
294 // -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register --------
295 
296 // *****************************************************************************
297 // SOFTWARE API DEFINITION FOR Debug Unit
298 // *****************************************************************************
299 #ifndef __ASSEMBLY__
300 typedef struct _AT91S_DBGU {
301  AT91_REG DBGU_CR; // Control Register
302  AT91_REG DBGU_MR; // Mode Register
303  AT91_REG DBGU_IER; // Interrupt Enable Register
304  AT91_REG DBGU_IDR; // Interrupt Disable Register
305  AT91_REG DBGU_IMR; // Interrupt Mask Register
306  AT91_REG DBGU_CSR; // Channel Status Register
307  AT91_REG DBGU_RHR; // Receiver Holding Register
308  AT91_REG DBGU_THR; // Transmitter Holding Register
309  AT91_REG DBGU_BRGR; // Baud Rate Generator Register
310  AT91_REG Reserved0[7]; //
311  AT91_REG DBGU_CIDR; // Chip ID Register
312  AT91_REG DBGU_EXID; // Chip ID Extension Register
313  AT91_REG DBGU_FNTR; // Force NTRST Register
314  AT91_REG Reserved1[45]; //
315  AT91_REG DBGU_RPR; // Receive Pointer Register
316  AT91_REG DBGU_RCR; // Receive Counter Register
317  AT91_REG DBGU_TPR; // Transmit Pointer Register
318  AT91_REG DBGU_TCR; // Transmit Counter Register
319  AT91_REG DBGU_RNPR; // Receive Next Pointer Register
320  AT91_REG DBGU_RNCR; // Receive Next Counter Register
321  AT91_REG DBGU_TNPR; // Transmit Next Pointer Register
322  AT91_REG DBGU_TNCR; // Transmit Next Counter Register
323  AT91_REG DBGU_PTCR; // PDC Transfer Control Register
324  AT91_REG DBGU_PTSR; // PDC Transfer Status Register
325 } AT91S_DBGU, *AT91PS_DBGU;
326 #else
327 #define DBGU_CR (AT91_CAST(AT91_REG *) 0x00000000) // (DBGU_CR) Control Register
328 #define DBGU_MR (AT91_CAST(AT91_REG *) 0x00000004) // (DBGU_MR) Mode Register
329 #define DBGU_IER (AT91_CAST(AT91_REG *) 0x00000008) // (DBGU_IER) Interrupt Enable Register
330 #define DBGU_IDR (AT91_CAST(AT91_REG *) 0x0000000C) // (DBGU_IDR) Interrupt Disable Register
331 #define DBGU_IMR (AT91_CAST(AT91_REG *) 0x00000010) // (DBGU_IMR) Interrupt Mask Register
332 #define DBGU_CSR (AT91_CAST(AT91_REG *) 0x00000014) // (DBGU_CSR) Channel Status Register
333 #define DBGU_RHR (AT91_CAST(AT91_REG *) 0x00000018) // (DBGU_RHR) Receiver Holding Register
334 #define DBGU_THR (AT91_CAST(AT91_REG *) 0x0000001C) // (DBGU_THR) Transmitter Holding Register
335 #define DBGU_BRGR (AT91_CAST(AT91_REG *) 0x00000020) // (DBGU_BRGR) Baud Rate Generator Register
336 #define DBGU_CIDR (AT91_CAST(AT91_REG *) 0x00000040) // (DBGU_CIDR) Chip ID Register
337 #define DBGU_EXID (AT91_CAST(AT91_REG *) 0x00000044) // (DBGU_EXID) Chip ID Extension Register
338 #define DBGU_FNTR (AT91_CAST(AT91_REG *) 0x00000048) // (DBGU_FNTR) Force NTRST Register
339 
340 #endif
341 // -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register --------
342 #define AT91C_US_RSTRX (0x1 << 2) // (DBGU) Reset Receiver
343 #define AT91C_US_RSTTX (0x1 << 3) // (DBGU) Reset Transmitter
344 #define AT91C_US_RXEN (0x1 << 4) // (DBGU) Receiver Enable
345 #define AT91C_US_RXDIS (0x1 << 5) // (DBGU) Receiver Disable
346 #define AT91C_US_TXEN (0x1 << 6) // (DBGU) Transmitter Enable
347 #define AT91C_US_TXDIS (0x1 << 7) // (DBGU) Transmitter Disable
348 #define AT91C_US_RSTSTA (0x1 << 8) // (DBGU) Reset Status Bits
349 // -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register --------
350 #define AT91C_US_PAR (0x7 << 9) // (DBGU) Parity type
351 #define AT91C_US_PAR_EVEN (0x0 << 9) // (DBGU) Even Parity
352 #define AT91C_US_PAR_ODD (0x1 << 9) // (DBGU) Odd Parity
353 #define AT91C_US_PAR_SPACE (0x2 << 9) // (DBGU) Parity forced to 0 (Space)
354 #define AT91C_US_PAR_MARK (0x3 << 9) // (DBGU) Parity forced to 1 (Mark)
355 #define AT91C_US_PAR_NONE (0x4 << 9) // (DBGU) No Parity
356 #define AT91C_US_PAR_MULTI_DROP (0x6 << 9) // (DBGU) Multi-drop mode
357 #define AT91C_US_CHMODE (0x3 << 14) // (DBGU) Channel Mode
358 #define AT91C_US_CHMODE_NORMAL (0x0 << 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.
359 #define AT91C_US_CHMODE_AUTO (0x1 << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.
360 #define AT91C_US_CHMODE_LOCAL (0x2 << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
361 #define AT91C_US_CHMODE_REMOTE (0x3 << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.
362 // -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register --------
363 #define AT91C_US_RXRDY (0x1 << 0) // (DBGU) RXRDY Interrupt
364 #define AT91C_US_TXRDY (0x1 << 1) // (DBGU) TXRDY Interrupt
365 #define AT91C_US_ENDRX (0x1 << 3) // (DBGU) End of Receive Transfer Interrupt
366 #define AT91C_US_ENDTX (0x1 << 4) // (DBGU) End of Transmit Interrupt
367 #define AT91C_US_OVRE (0x1 << 5) // (DBGU) Overrun Interrupt
368 #define AT91C_US_FRAME (0x1 << 6) // (DBGU) Framing Error Interrupt
369 #define AT91C_US_PARE (0x1 << 7) // (DBGU) Parity Error Interrupt
370 #define AT91C_US_TXEMPTY (0x1 << 9) // (DBGU) TXEMPTY Interrupt
371 #define AT91C_US_TXBUFE (0x1 << 11) // (DBGU) TXBUFE Interrupt
372 #define AT91C_US_RXBUFF (0x1 << 12) // (DBGU) RXBUFF Interrupt
373 #define AT91C_US_COMM_TX (0x1 << 30) // (DBGU) COMM_TX Interrupt
374 #define AT91C_US_COMM_RX (0x1 << 31) // (DBGU) COMM_RX Interrupt
375 // -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register --------
376 // -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register --------
377 // -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register --------
378 // -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register --------
379 #define AT91C_US_FORCE_NTRST (0x1 << 0) // (DBGU) Force NTRST in JTAG
380 
381 // *****************************************************************************
382 // SOFTWARE API DEFINITION FOR Parallel Input Output Controler
383 // *****************************************************************************
384 #ifndef __ASSEMBLY__
385 typedef struct _AT91S_PIO {
386  AT91_REG PIO_PER; // PIO Enable Register
387  AT91_REG PIO_PDR; // PIO Disable Register
388  AT91_REG PIO_PSR; // PIO Status Register
389  AT91_REG Reserved0[1]; //
390  AT91_REG PIO_OER; // Output Enable Register
391  AT91_REG PIO_ODR; // Output Disable Registerr
392  AT91_REG PIO_OSR; // Output Status Register
393  AT91_REG Reserved1[1]; //
394  AT91_REG PIO_IFER; // Input Filter Enable Register
395  AT91_REG PIO_IFDR; // Input Filter Disable Register
396  AT91_REG PIO_IFSR; // Input Filter Status Register
397  AT91_REG Reserved2[1]; //
398  AT91_REG PIO_SODR; // Set Output Data Register
399  AT91_REG PIO_CODR; // Clear Output Data Register
400  AT91_REG PIO_ODSR; // Output Data Status Register
401  AT91_REG PIO_PDSR; // Pin Data Status Register
402  AT91_REG PIO_IER; // Interrupt Enable Register
403  AT91_REG PIO_IDR; // Interrupt Disable Register
404  AT91_REG PIO_IMR; // Interrupt Mask Register
405  AT91_REG PIO_ISR; // Interrupt Status Register
406  AT91_REG PIO_MDER; // Multi-driver Enable Register
407  AT91_REG PIO_MDDR; // Multi-driver Disable Register
408  AT91_REG PIO_MDSR; // Multi-driver Status Register
409  AT91_REG Reserved3[1]; //
410  AT91_REG PIO_PPUDR; // Pull-up Disable Register
411  AT91_REG PIO_PPUER; // Pull-up Enable Register
412  AT91_REG PIO_PPUSR; // Pull-up Status Register
413  AT91_REG Reserved4[1]; //
414  AT91_REG PIO_ASR; // Select A Register
415  AT91_REG PIO_BSR; // Select B Register
416  AT91_REG PIO_ABSR; // AB Select Status Register
417  AT91_REG Reserved5[9]; //
418  AT91_REG PIO_OWER; // Output Write Enable Register
419  AT91_REG PIO_OWDR; // Output Write Disable Register
420  AT91_REG PIO_OWSR; // Output Write Status Register
421 } AT91S_PIO, *AT91PS_PIO;
422 #else
423 #define PIO_PER (AT91_CAST(AT91_REG *) 0x00000000) // (PIO_PER) PIO Enable Register
424 #define PIO_PDR (AT91_CAST(AT91_REG *) 0x00000004) // (PIO_PDR) PIO Disable Register
425 #define PIO_PSR (AT91_CAST(AT91_REG *) 0x00000008) // (PIO_PSR) PIO Status Register
426 #define PIO_OER (AT91_CAST(AT91_REG *) 0x00000010) // (PIO_OER) Output Enable Register
427 #define PIO_ODR (AT91_CAST(AT91_REG *) 0x00000014) // (PIO_ODR) Output Disable Registerr
428 #define PIO_OSR (AT91_CAST(AT91_REG *) 0x00000018) // (PIO_OSR) Output Status Register
429 #define PIO_IFER (AT91_CAST(AT91_REG *) 0x00000020) // (PIO_IFER) Input Filter Enable Register
430 #define PIO_IFDR (AT91_CAST(AT91_REG *) 0x00000024) // (PIO_IFDR) Input Filter Disable Register
431 #define PIO_IFSR (AT91_CAST(AT91_REG *) 0x00000028) // (PIO_IFSR) Input Filter Status Register
432 #define PIO_SODR (AT91_CAST(AT91_REG *) 0x00000030) // (PIO_SODR) Set Output Data Register
433 #define PIO_CODR (AT91_CAST(AT91_REG *) 0x00000034) // (PIO_CODR) Clear Output Data Register
434 #define PIO_ODSR (AT91_CAST(AT91_REG *) 0x00000038) // (PIO_ODSR) Output Data Status Register
435 #define PIO_PDSR (AT91_CAST(AT91_REG *) 0x0000003C) // (PIO_PDSR) Pin Data Status Register
436 #define PIO_IER (AT91_CAST(AT91_REG *) 0x00000040) // (PIO_IER) Interrupt Enable Register
437 #define PIO_IDR (AT91_CAST(AT91_REG *) 0x00000044) // (PIO_IDR) Interrupt Disable Register
438 #define PIO_IMR (AT91_CAST(AT91_REG *) 0x00000048) // (PIO_IMR) Interrupt Mask Register
439 #define PIO_ISR (AT91_CAST(AT91_REG *) 0x0000004C) // (PIO_ISR) Interrupt Status Register
440 #define PIO_MDER (AT91_CAST(AT91_REG *) 0x00000050) // (PIO_MDER) Multi-driver Enable Register
441 #define PIO_MDDR (AT91_CAST(AT91_REG *) 0x00000054) // (PIO_MDDR) Multi-driver Disable Register
442 #define PIO_MDSR (AT91_CAST(AT91_REG *) 0x00000058) // (PIO_MDSR) Multi-driver Status Register
443 #define PIO_PPUDR (AT91_CAST(AT91_REG *) 0x00000060) // (PIO_PPUDR) Pull-up Disable Register
444 #define PIO_PPUER (AT91_CAST(AT91_REG *) 0x00000064) // (PIO_PPUER) Pull-up Enable Register
445 #define PIO_PPUSR (AT91_CAST(AT91_REG *) 0x00000068) // (PIO_PPUSR) Pull-up Status Register
446 #define PIO_ASR (AT91_CAST(AT91_REG *) 0x00000070) // (PIO_ASR) Select A Register
447 #define PIO_BSR (AT91_CAST(AT91_REG *) 0x00000074) // (PIO_BSR) Select B Register
448 #define PIO_ABSR (AT91_CAST(AT91_REG *) 0x00000078) // (PIO_ABSR) AB Select Status Register
449 #define PIO_OWER (AT91_CAST(AT91_REG *) 0x000000A0) // (PIO_OWER) Output Write Enable Register
450 #define PIO_OWDR (AT91_CAST(AT91_REG *) 0x000000A4) // (PIO_OWDR) Output Write Disable Register
451 #define PIO_OWSR (AT91_CAST(AT91_REG *) 0x000000A8) // (PIO_OWSR) Output Write Status Register
452 
453 #endif
454 
455 // *****************************************************************************
456 // SOFTWARE API DEFINITION FOR Clock Generator Controler
457 // *****************************************************************************
458 #ifndef __ASSEMBLY__
459 typedef struct _AT91S_CKGR {
460  AT91_REG CKGR_MOR; // Main Oscillator Register
461  AT91_REG CKGR_MCFR; // Main Clock Frequency Register
462  AT91_REG Reserved0[1]; //
463  AT91_REG CKGR_PLLR; // PLL Register
464 } AT91S_CKGR, *AT91PS_CKGR;
465 #else
466 #define CKGR_MOR (AT91_CAST(AT91_REG *) 0x00000000) // (CKGR_MOR) Main Oscillator Register
467 #define CKGR_MCFR (AT91_CAST(AT91_REG *) 0x00000004) // (CKGR_MCFR) Main Clock Frequency Register
468 #define CKGR_PLLR (AT91_CAST(AT91_REG *) 0x0000000C) // (CKGR_PLLR) PLL Register
469 
470 #endif
471 // -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register --------
472 #define AT91C_CKGR_MOSCEN (0x1 << 0) // (CKGR) Main Oscillator Enable
473 #define AT91C_CKGR_OSCBYPASS (0x1 << 1) // (CKGR) Main Oscillator Bypass
474 #define AT91C_CKGR_OSCOUNT (0xFF << 8) // (CKGR) Main Oscillator Start-up Time
475 // -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register --------
476 #define AT91C_CKGR_MAINF (0xFFFF << 0) // (CKGR) Main Clock Frequency
477 #define AT91C_CKGR_MAINRDY (0x1 << 16) // (CKGR) Main Clock Ready
478 // -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register --------
479 #define AT91C_CKGR_DIV (0xFF << 0) // (CKGR) Divider Selected
480 #define AT91C_CKGR_DIV_0 (0x0) // (CKGR) Divider output is 0
481 #define AT91C_CKGR_DIV_BYPASS (0x1) // (CKGR) Divider is bypassed
482 #define AT91C_CKGR_PLLCOUNT (0x3F << 8) // (CKGR) PLL Counter
483 #define AT91C_CKGR_OUT (0x3 << 14) // (CKGR) PLL Output Frequency Range
484 #define AT91C_CKGR_OUT_0 (0x0 << 14) // (CKGR) Please refer to the PLL datasheet
485 #define AT91C_CKGR_OUT_1 (0x1 << 14) // (CKGR) Please refer to the PLL datasheet
486 #define AT91C_CKGR_OUT_2 (0x2 << 14) // (CKGR) Please refer to the PLL datasheet
487 #define AT91C_CKGR_OUT_3 (0x3 << 14) // (CKGR) Please refer to the PLL datasheet
488 #define AT91C_CKGR_MUL (0x7FF << 16) // (CKGR) PLL Multiplier
489 #define AT91C_CKGR_USBDIV (0x3 << 28) // (CKGR) Divider for USB Clocks
490 #define AT91C_CKGR_USBDIV_0 (0x0 << 28) // (CKGR) Divider output is PLL clock output
491 #define AT91C_CKGR_USBDIV_1 (0x1 << 28) // (CKGR) Divider output is PLL clock output divided by 2
492 #define AT91C_CKGR_USBDIV_2 (0x2 << 28) // (CKGR) Divider output is PLL clock output divided by 4
493 
494 // *****************************************************************************
495 // SOFTWARE API DEFINITION FOR Power Management Controler
496 // *****************************************************************************
497 #ifndef __ASSEMBLY__
498 typedef struct _AT91S_PMC {
499  AT91_REG PMC_SCER; // System Clock Enable Register
500  AT91_REG PMC_SCDR; // System Clock Disable Register
501  AT91_REG PMC_SCSR; // System Clock Status Register
502  AT91_REG Reserved0[1]; //
503  AT91_REG PMC_PCER; // Peripheral Clock Enable Register
504  AT91_REG PMC_PCDR; // Peripheral Clock Disable Register
505  AT91_REG PMC_PCSR; // Peripheral Clock Status Register
506  AT91_REG Reserved1[1]; //
507  AT91_REG PMC_MOR; // Main Oscillator Register
508  AT91_REG PMC_MCFR; // Main Clock Frequency Register
509  AT91_REG Reserved2[1]; //
510  AT91_REG PMC_PLLR; // PLL Register
511  AT91_REG PMC_MCKR; // Master Clock Register
512  AT91_REG Reserved3[3]; //
513  AT91_REG PMC_PCKR[3]; // Programmable Clock Register
514  AT91_REG Reserved4[5]; //
515  AT91_REG PMC_IER; // Interrupt Enable Register
516  AT91_REG PMC_IDR; // Interrupt Disable Register
517  AT91_REG PMC_SR; // Status Register
518  AT91_REG PMC_IMR; // Interrupt Mask Register
519 } AT91S_PMC, *AT91PS_PMC;
520 #else
521 #define PMC_SCER (AT91_CAST(AT91_REG *) 0x00000000) // (PMC_SCER) System Clock Enable Register
522 #define PMC_SCDR (AT91_CAST(AT91_REG *) 0x00000004) // (PMC_SCDR) System Clock Disable Register
523 #define PMC_SCSR (AT91_CAST(AT91_REG *) 0x00000008) // (PMC_SCSR) System Clock Status Register
524 #define PMC_PCER (AT91_CAST(AT91_REG *) 0x00000010) // (PMC_PCER) Peripheral Clock Enable Register
525 #define PMC_PCDR (AT91_CAST(AT91_REG *) 0x00000014) // (PMC_PCDR) Peripheral Clock Disable Register
526 #define PMC_PCSR (AT91_CAST(AT91_REG *) 0x00000018) // (PMC_PCSR) Peripheral Clock Status Register
527 #define PMC_MCKR (AT91_CAST(AT91_REG *) 0x00000030) // (PMC_MCKR) Master Clock Register
528 #define PMC_PCKR (AT91_CAST(AT91_REG *) 0x00000040) // (PMC_PCKR) Programmable Clock Register
529 #define PMC_IER (AT91_CAST(AT91_REG *) 0x00000060) // (PMC_IER) Interrupt Enable Register
530 #define PMC_IDR (AT91_CAST(AT91_REG *) 0x00000064) // (PMC_IDR) Interrupt Disable Register
531 #define PMC_SR (AT91_CAST(AT91_REG *) 0x00000068) // (PMC_SR) Status Register
532 #define PMC_IMR (AT91_CAST(AT91_REG *) 0x0000006C) // (PMC_IMR) Interrupt Mask Register
533 
534 #endif
535 // -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register --------
536 #define AT91C_PMC_PCK (0x1 << 0) // (PMC) Processor Clock
537 #define AT91C_PMC_UDP (0x1 << 7) // (PMC) USB Device Port Clock
538 #define AT91C_PMC_PCK0 (0x1 << 8) // (PMC) Programmable Clock Output
539 #define AT91C_PMC_PCK1 (0x1 << 9) // (PMC) Programmable Clock Output
540 #define AT91C_PMC_PCK2 (0x1 << 10) // (PMC) Programmable Clock Output
541 // -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register --------
542 // -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register --------
543 // -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register --------
544 // -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register --------
545 // -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register --------
546 // -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register --------
547 #define AT91C_PMC_CSS (0x3 << 0) // (PMC) Programmable Clock Selection
548 #define AT91C_PMC_CSS_SLOW_CLK (0x0) // (PMC) Slow Clock is selected
549 #define AT91C_PMC_CSS_MAIN_CLK (0x1) // (PMC) Main Clock is selected
550 #define AT91C_PMC_CSS_PLL_CLK (0x3) // (PMC) Clock from PLL is selected
551 #define AT91C_PMC_PRES (0x7 << 2) // (PMC) Programmable Clock Prescaler
552 #define AT91C_PMC_PRES_CLK (0x0 << 2) // (PMC) Selected clock
553 #define AT91C_PMC_PRES_CLK_2 (0x1 << 2) // (PMC) Selected clock divided by 2
554 #define AT91C_PMC_PRES_CLK_4 (0x2 << 2) // (PMC) Selected clock divided by 4
555 #define AT91C_PMC_PRES_CLK_8 (0x3 << 2) // (PMC) Selected clock divided by 8
556 #define AT91C_PMC_PRES_CLK_16 (0x4 << 2) // (PMC) Selected clock divided by 16
557 #define AT91C_PMC_PRES_CLK_32 (0x5 << 2) // (PMC) Selected clock divided by 32
558 #define AT91C_PMC_PRES_CLK_64 (0x6 << 2) // (PMC) Selected clock divided by 64
559 // -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register --------
560 // -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register --------
561 #define AT91C_PMC_MOSCS (0x1 << 0) // (PMC) MOSC Status/Enable/Disable/Mask
562 #define AT91C_PMC_LOCK (0x1 << 2) // (PMC) PLL Status/Enable/Disable/Mask
563 #define AT91C_PMC_MCKRDY (0x1 << 3) // (PMC) MCK_RDY Status/Enable/Disable/Mask
564 #define AT91C_PMC_PCK0RDY (0x1 << 8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask
565 #define AT91C_PMC_PCK1RDY (0x1 << 9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask
566 #define AT91C_PMC_PCK2RDY (0x1 << 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask
567 // -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register --------
568 // -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register --------
569 // -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register --------
570 
571 // *****************************************************************************
572 // SOFTWARE API DEFINITION FOR Reset Controller Interface
573 // *****************************************************************************
574 #ifndef __ASSEMBLY__
575 typedef struct _AT91S_RSTC {
576  AT91_REG RSTC_RCR; // Reset Control Register
577  AT91_REG RSTC_RSR; // Reset Status Register
578  AT91_REG RSTC_RMR; // Reset Mode Register
579 } AT91S_RSTC, *AT91PS_RSTC;
580 #else
581 #define RSTC_RCR (AT91_CAST(AT91_REG *) 0x00000000) // (RSTC_RCR) Reset Control Register
582 #define RSTC_RSR (AT91_CAST(AT91_REG *) 0x00000004) // (RSTC_RSR) Reset Status Register
583 #define RSTC_RMR (AT91_CAST(AT91_REG *) 0x00000008) // (RSTC_RMR) Reset Mode Register
584 
585 #endif
586 // -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register --------
587 #define AT91C_RSTC_PROCRST (0x1 << 0) // (RSTC) Processor Reset
588 #define AT91C_RSTC_PERRST (0x1 << 2) // (RSTC) Peripheral Reset
589 #define AT91C_RSTC_EXTRST (0x1 << 3) // (RSTC) External Reset
590 #define AT91C_RSTC_KEY (0xFF << 24) // (RSTC) Password
591 // -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register --------
592 #define AT91C_RSTC_URSTS (0x1 << 0) // (RSTC) User Reset Status
593 #define AT91C_RSTC_BODSTS (0x1 << 1) // (RSTC) Brownout Detection Status
594 #define AT91C_RSTC_RSTTYP (0x7 << 8) // (RSTC) Reset Type
595 #define AT91C_RSTC_RSTTYP_POWERUP (0x0 << 8) // (RSTC) Power-up Reset. VDDCORE rising.
596 #define AT91C_RSTC_RSTTYP_WAKEUP (0x1 << 8) // (RSTC) WakeUp Reset. VDDCORE rising.
597 #define AT91C_RSTC_RSTTYP_WATCHDOG (0x2 << 8) // (RSTC) Watchdog Reset. Watchdog overflow occured.
598 #define AT91C_RSTC_RSTTYP_SOFTWARE (0x3 << 8) // (RSTC) Software Reset. Processor reset required by the software.
599 #define AT91C_RSTC_RSTTYP_USER (0x4 << 8) // (RSTC) User Reset. NRST pin detected low.
600 #define AT91C_RSTC_RSTTYP_BROWNOUT (0x5 << 8) // (RSTC) Brownout Reset occured.
601 #define AT91C_RSTC_NRSTL (0x1 << 16) // (RSTC) NRST pin level
602 #define AT91C_RSTC_SRCMP (0x1 << 17) // (RSTC) Software Reset Command in Progress.
603 // -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register --------
604 #define AT91C_RSTC_URSTEN (0x1 << 0) // (RSTC) User Reset Enable
605 #define AT91C_RSTC_URSTIEN (0x1 << 4) // (RSTC) User Reset Interrupt Enable
606 #define AT91C_RSTC_ERSTL (0xF << 8) // (RSTC) User Reset Length
607 #define AT91C_RSTC_BODIEN (0x1 << 16) // (RSTC) Brownout Detection Interrupt Enable
608 
609 // *****************************************************************************
610 // SOFTWARE API DEFINITION FOR Real Time Timer Controller Interface
611 // *****************************************************************************
612 #ifndef __ASSEMBLY__
613 typedef struct _AT91S_RTTC {
614  AT91_REG RTTC_RTMR; // Real-time Mode Register
615  AT91_REG RTTC_RTAR; // Real-time Alarm Register
616  AT91_REG RTTC_RTVR; // Real-time Value Register
617  AT91_REG RTTC_RTSR; // Real-time Status Register
618 } AT91S_RTTC, *AT91PS_RTTC;
619 #else
620 #define RTTC_RTMR (AT91_CAST(AT91_REG *) 0x00000000) // (RTTC_RTMR) Real-time Mode Register
621 #define RTTC_RTAR (AT91_CAST(AT91_REG *) 0x00000004) // (RTTC_RTAR) Real-time Alarm Register
622 #define RTTC_RTVR (AT91_CAST(AT91_REG *) 0x00000008) // (RTTC_RTVR) Real-time Value Register
623 #define RTTC_RTSR (AT91_CAST(AT91_REG *) 0x0000000C) // (RTTC_RTSR) Real-time Status Register
624 
625 #endif
626 // -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register --------
627 #define AT91C_RTTC_RTPRES (0xFFFF << 0) // (RTTC) Real-time Timer Prescaler Value
628 #define AT91C_RTTC_ALMIEN (0x1 << 16) // (RTTC) Alarm Interrupt Enable
629 #define AT91C_RTTC_RTTINCIEN (0x1 << 17) // (RTTC) Real Time Timer Increment Interrupt Enable
630 #define AT91C_RTTC_RTTRST (0x1 << 18) // (RTTC) Real Time Timer Restart
631 // -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register --------
632 #define AT91C_RTTC_ALMV (0x0 << 0) // (RTTC) Alarm Value
633 // -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register --------
634 #define AT91C_RTTC_CRTV (0x0 << 0) // (RTTC) Current Real-time Value
635 // -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register --------
636 #define AT91C_RTTC_ALMS (0x1 << 0) // (RTTC) Real-time Alarm Status
637 #define AT91C_RTTC_RTTINC (0x1 << 1) // (RTTC) Real-time Timer Increment
638 
639 // *****************************************************************************
640 // SOFTWARE API DEFINITION FOR Periodic Interval Timer Controller Interface
641 // *****************************************************************************
642 #ifndef __ASSEMBLY__
643 typedef struct _AT91S_PITC {
644  AT91_REG PITC_PIMR; // Period Interval Mode Register
645  AT91_REG PITC_PISR; // Period Interval Status Register
646  AT91_REG PITC_PIVR; // Period Interval Value Register
647  AT91_REG PITC_PIIR; // Period Interval Image Register
648 } AT91S_PITC, *AT91PS_PITC;
649 #else
650 #define PITC_PIMR (AT91_CAST(AT91_REG *) 0x00000000) // (PITC_PIMR) Period Interval Mode Register
651 #define PITC_PISR (AT91_CAST(AT91_REG *) 0x00000004) // (PITC_PISR) Period Interval Status Register
652 #define PITC_PIVR (AT91_CAST(AT91_REG *) 0x00000008) // (PITC_PIVR) Period Interval Value Register
653 #define PITC_PIIR (AT91_CAST(AT91_REG *) 0x0000000C) // (PITC_PIIR) Period Interval Image Register
654 
655 #endif
656 // -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register --------
657 #define AT91C_PITC_PIV (0xFFFFF << 0) // (PITC) Periodic Interval Value
658 #define AT91C_PITC_PITEN (0x1 << 24) // (PITC) Periodic Interval Timer Enabled
659 #define AT91C_PITC_PITIEN (0x1 << 25) // (PITC) Periodic Interval Timer Interrupt Enable
660 // -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register --------
661 #define AT91C_PITC_PITS (0x1 << 0) // (PITC) Periodic Interval Timer Status
662 // -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register --------
663 #define AT91C_PITC_CPIV (0xFFFFF << 0) // (PITC) Current Periodic Interval Value
664 #define AT91C_PITC_PICNT (0xFFF << 20) // (PITC) Periodic Interval Counter
665 // -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register --------
666 
667 // *****************************************************************************
668 // SOFTWARE API DEFINITION FOR Watchdog Timer Controller Interface
669 // *****************************************************************************
670 #ifndef __ASSEMBLY__
671 typedef struct _AT91S_WDTC {
672  AT91_REG WDTC_WDCR; // Watchdog Control Register
673  AT91_REG WDTC_WDMR; // Watchdog Mode Register
674  AT91_REG WDTC_WDSR; // Watchdog Status Register
675 } AT91S_WDTC, *AT91PS_WDTC;
676 #else
677 #define WDTC_WDCR (AT91_CAST(AT91_REG *) 0x00000000) // (WDTC_WDCR) Watchdog Control Register
678 #define WDTC_WDMR (AT91_CAST(AT91_REG *) 0x00000004) // (WDTC_WDMR) Watchdog Mode Register
679 #define WDTC_WDSR (AT91_CAST(AT91_REG *) 0x00000008) // (WDTC_WDSR) Watchdog Status Register
680 
681 #endif
682 // -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register --------
683 #define AT91C_WDTC_WDRSTT (0x1 << 0) // (WDTC) Watchdog Restart
684 #define AT91C_WDTC_KEY (0xFF << 24) // (WDTC) Watchdog KEY Password
685 // -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register --------
686 #define AT91C_WDTC_WDV (0xFFF << 0) // (WDTC) Watchdog Timer Restart
687 #define AT91C_WDTC_WDFIEN (0x1 << 12) // (WDTC) Watchdog Fault Interrupt Enable
688 #define AT91C_WDTC_WDRSTEN (0x1 << 13) // (WDTC) Watchdog Reset Enable
689 #define AT91C_WDTC_WDRPROC (0x1 << 14) // (WDTC) Watchdog Timer Restart
690 #define AT91C_WDTC_WDDIS (0x1 << 15) // (WDTC) Watchdog Disable
691 #define AT91C_WDTC_WDD (0xFFF << 16) // (WDTC) Watchdog Delta Value
692 #define AT91C_WDTC_WDDBGHLT (0x1 << 28) // (WDTC) Watchdog Debug Halt
693 #define AT91C_WDTC_WDIDLEHLT (0x1 << 29) // (WDTC) Watchdog Idle Halt
694 // -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register --------
695 #define AT91C_WDTC_WDUNF (0x1 << 0) // (WDTC) Watchdog Underflow
696 #define AT91C_WDTC_WDERR (0x1 << 1) // (WDTC) Watchdog Error
697 
698 // *****************************************************************************
699 // SOFTWARE API DEFINITION FOR Voltage Regulator Mode Controller Interface
700 // *****************************************************************************
701 #ifndef __ASSEMBLY__
702 typedef struct _AT91S_VREG {
703  AT91_REG VREG_MR; // Voltage Regulator Mode Register
704 } AT91S_VREG, *AT91PS_VREG;
705 #else
706 #define VREG_MR (AT91_CAST(AT91_REG *) 0x00000000) // (VREG_MR) Voltage Regulator Mode Register
707 
708 #endif
709 // -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register --------
710 #define AT91C_VREG_PSTDBY (0x1 << 0) // (VREG) Voltage Regulator Power Standby Mode
711 
712 // *****************************************************************************
713 // SOFTWARE API DEFINITION FOR Memory Controller Interface
714 // *****************************************************************************
715 #ifndef __ASSEMBLY__
716 typedef struct _AT91S_MC {
717  AT91_REG MC_RCR; // MC Remap Control Register
718  AT91_REG MC_ASR; // MC Abort Status Register
719  AT91_REG MC_AASR; // MC Abort Address Status Register
720  AT91_REG Reserved0[21]; //
721  AT91_REG MC_FMR; // MC Flash Mode Register
722  AT91_REG MC_FCR; // MC Flash Command Register
723  AT91_REG MC_FSR; // MC Flash Status Register
724 } AT91S_MC, *AT91PS_MC;
725 #else
726 #define MC_RCR (AT91_CAST(AT91_REG *) 0x00000000) // (MC_RCR) MC Remap Control Register
727 #define MC_ASR (AT91_CAST(AT91_REG *) 0x00000004) // (MC_ASR) MC Abort Status Register
728 #define MC_AASR (AT91_CAST(AT91_REG *) 0x00000008) // (MC_AASR) MC Abort Address Status Register
729 #define MC_FMR (AT91_CAST(AT91_REG *) 0x00000060) // (MC_FMR) MC Flash Mode Register
730 #define MC_FCR (AT91_CAST(AT91_REG *) 0x00000064) // (MC_FCR) MC Flash Command Register
731 #define MC_FSR (AT91_CAST(AT91_REG *) 0x00000068) // (MC_FSR) MC Flash Status Register
732 
733 #endif
734 // -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register --------
735 #define AT91C_MC_RCB (0x1 << 0) // (MC) Remap Command Bit
736 // -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register --------
737 #define AT91C_MC_UNDADD (0x1 << 0) // (MC) Undefined Addess Abort Status
738 #define AT91C_MC_MISADD (0x1 << 1) // (MC) Misaligned Addess Abort Status
739 #define AT91C_MC_ABTSZ (0x3 << 8) // (MC) Abort Size Status
740 #define AT91C_MC_ABTSZ_BYTE (0x0 << 8) // (MC) Byte
741 #define AT91C_MC_ABTSZ_HWORD (0x1 << 8) // (MC) Half-word
742 #define AT91C_MC_ABTSZ_WORD (0x2 << 8) // (MC) Word
743 #define AT91C_MC_ABTTYP (0x3 << 10) // (MC) Abort Type Status
744 #define AT91C_MC_ABTTYP_DATAR (0x0 << 10) // (MC) Data Read
745 #define AT91C_MC_ABTTYP_DATAW (0x1 << 10) // (MC) Data Write
746 #define AT91C_MC_ABTTYP_FETCH (0x2 << 10) // (MC) Code Fetch
747 #define AT91C_MC_MST0 (0x1 << 16) // (MC) Master 0 Abort Source
748 #define AT91C_MC_MST1 (0x1 << 17) // (MC) Master 1 Abort Source
749 #define AT91C_MC_SVMST0 (0x1 << 24) // (MC) Saved Master 0 Abort Source
750 #define AT91C_MC_SVMST1 (0x1 << 25) // (MC) Saved Master 1 Abort Source
751 // -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register --------
752 #define AT91C_MC_FRDY (0x1 << 0) // (MC) Flash Ready
753 #define AT91C_MC_LOCKE (0x1 << 2) // (MC) Lock Error
754 #define AT91C_MC_PROGE (0x1 << 3) // (MC) Programming Error
755 #define AT91C_MC_NEBP (0x1 << 7) // (MC) No Erase Before Programming
756 #define AT91C_MC_FWS (0x3 << 8) // (MC) Flash Wait State
757 #define AT91C_MC_FWS_0FWS (0x0 << 8) // (MC) 1 cycle for Read, 2 for Write operations
758 #define AT91C_MC_FWS_1FWS (0x1 << 8) // (MC) 2 cycles for Read, 3 for Write operations
759 #define AT91C_MC_FWS_2FWS (0x2 << 8) // (MC) 3 cycles for Read, 4 for Write operations
760 #define AT91C_MC_FWS_3FWS (0x3 << 8) // (MC) 4 cycles for Read, 4 for Write operations
761 #define AT91C_MC_FMCN (0xFF << 16) // (MC) Flash Microsecond Cycle Number
762 // -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register --------
763 #define AT91C_MC_FCMD (0xF << 0) // (MC) Flash Command
764 #define AT91C_MC_FCMD_START_PROG (0x1) // (MC) Starts the programming of th epage specified by PAGEN.
765 #define AT91C_MC_FCMD_LOCK (0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.
766 #define AT91C_MC_FCMD_PROG_AND_LOCK (0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.
767 #define AT91C_MC_FCMD_UNLOCK (0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.
768 #define AT91C_MC_FCMD_ERASE_ALL (0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.
769 #define AT91C_MC_FCMD_SET_GP_NVM (0xB) // (MC) Set General Purpose NVM bits.
770 #define AT91C_MC_FCMD_CLR_GP_NVM (0xD) // (MC) Clear General Purpose NVM bits.
771 #define AT91C_MC_FCMD_SET_SECURITY (0xF) // (MC) Set Security Bit.
772 #define AT91C_MC_PAGEN (0x3FF << 8) // (MC) Page Number
773 #define AT91C_MC_KEY (0xFF << 24) // (MC) Writing Protect Key
774 // -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register --------
775 #define AT91C_MC_SECURITY (0x1 << 4) // (MC) Security Bit Status
776 #define AT91C_MC_GPNVM0 (0x1 << 8) // (MC) Sector 0 Lock Status
777 #define AT91C_MC_GPNVM1 (0x1 << 9) // (MC) Sector 1 Lock Status
778 #define AT91C_MC_GPNVM2 (0x1 << 10) // (MC) Sector 2 Lock Status
779 #define AT91C_MC_GPNVM3 (0x1 << 11) // (MC) Sector 3 Lock Status
780 #define AT91C_MC_GPNVM4 (0x1 << 12) // (MC) Sector 4 Lock Status
781 #define AT91C_MC_GPNVM5 (0x1 << 13) // (MC) Sector 5 Lock Status
782 #define AT91C_MC_GPNVM6 (0x1 << 14) // (MC) Sector 6 Lock Status
783 #define AT91C_MC_GPNVM7 (0x1 << 15) // (MC) Sector 7 Lock Status
784 #define AT91C_MC_LOCKS0 (0x1 << 16) // (MC) Sector 0 Lock Status
785 #define AT91C_MC_LOCKS1 (0x1 << 17) // (MC) Sector 1 Lock Status
786 #define AT91C_MC_LOCKS2 (0x1 << 18) // (MC) Sector 2 Lock Status
787 #define AT91C_MC_LOCKS3 (0x1 << 19) // (MC) Sector 3 Lock Status
788 #define AT91C_MC_LOCKS4 (0x1 << 20) // (MC) Sector 4 Lock Status
789 #define AT91C_MC_LOCKS5 (0x1 << 21) // (MC) Sector 5 Lock Status
790 #define AT91C_MC_LOCKS6 (0x1 << 22) // (MC) Sector 6 Lock Status
791 #define AT91C_MC_LOCKS7 (0x1 << 23) // (MC) Sector 7 Lock Status
792 #define AT91C_MC_LOCKS8 (0x1 << 24) // (MC) Sector 8 Lock Status
793 #define AT91C_MC_LOCKS9 (0x1 << 25) // (MC) Sector 9 Lock Status
794 #define AT91C_MC_LOCKS10 (0x1 << 26) // (MC) Sector 10 Lock Status
795 #define AT91C_MC_LOCKS11 (0x1 << 27) // (MC) Sector 11 Lock Status
796 #define AT91C_MC_LOCKS12 (0x1 << 28) // (MC) Sector 12 Lock Status
797 #define AT91C_MC_LOCKS13 (0x1 << 29) // (MC) Sector 13 Lock Status
798 #define AT91C_MC_LOCKS14 (0x1 << 30) // (MC) Sector 14 Lock Status
799 #define AT91C_MC_LOCKS15 (0x1 << 31) // (MC) Sector 15 Lock Status
800 
801 // *****************************************************************************
802 // SOFTWARE API DEFINITION FOR Serial Parallel Interface
803 // *****************************************************************************
804 #ifndef __ASSEMBLY__
805 typedef struct _AT91S_SPI {
806  AT91_REG SPI_CR; // Control Register
807  AT91_REG SPI_MR; // Mode Register
808  AT91_REG SPI_RDR; // Receive Data Register
809  AT91_REG SPI_TDR; // Transmit Data Register
810  AT91_REG SPI_SR; // Status Register
811  AT91_REG SPI_IER; // Interrupt Enable Register
812  AT91_REG SPI_IDR; // Interrupt Disable Register
813  AT91_REG SPI_IMR; // Interrupt Mask Register
814  AT91_REG Reserved0[4]; //
815  AT91_REG SPI_CSR[4]; // Chip Select Register
816  AT91_REG Reserved1[48]; //
817  AT91_REG SPI_RPR; // Receive Pointer Register
818  AT91_REG SPI_RCR; // Receive Counter Register
819  AT91_REG SPI_TPR; // Transmit Pointer Register
820  AT91_REG SPI_TCR; // Transmit Counter Register
821  AT91_REG SPI_RNPR; // Receive Next Pointer Register
822  AT91_REG SPI_RNCR; // Receive Next Counter Register
823  AT91_REG SPI_TNPR; // Transmit Next Pointer Register
824  AT91_REG SPI_TNCR; // Transmit Next Counter Register
825  AT91_REG SPI_PTCR; // PDC Transfer Control Register
826  AT91_REG SPI_PTSR; // PDC Transfer Status Register
827 } AT91S_SPI, *AT91PS_SPI;
828 #else
829 #define SPI_CR (AT91_CAST(AT91_REG *) 0x00000000) // (SPI_CR) Control Register
830 #define SPI_MR (AT91_CAST(AT91_REG *) 0x00000004) // (SPI_MR) Mode Register
831 #define SPI_RDR (AT91_CAST(AT91_REG *) 0x00000008) // (SPI_RDR) Receive Data Register
832 #define SPI_TDR (AT91_CAST(AT91_REG *) 0x0000000C) // (SPI_TDR) Transmit Data Register
833 #define SPI_SR (AT91_CAST(AT91_REG *) 0x00000010) // (SPI_SR) Status Register
834 #define SPI_IER (AT91_CAST(AT91_REG *) 0x00000014) // (SPI_IER) Interrupt Enable Register
835 #define SPI_IDR (AT91_CAST(AT91_REG *) 0x00000018) // (SPI_IDR) Interrupt Disable Register
836 #define SPI_IMR (AT91_CAST(AT91_REG *) 0x0000001C) // (SPI_IMR) Interrupt Mask Register
837 #define SPI_CSR (AT91_CAST(AT91_REG *) 0x00000030) // (SPI_CSR) Chip Select Register
838 
839 #endif
840 // -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register --------
841 #define AT91C_SPI_SPIEN (0x1 << 0) // (SPI) SPI Enable
842 #define AT91C_SPI_SPIDIS (0x1 << 1) // (SPI) SPI Disable
843 #define AT91C_SPI_SWRST (0x1 << 7) // (SPI) SPI Software reset
844 #define AT91C_SPI_LASTXFER (0x1 << 24) // (SPI) SPI Last Transfer
845 // -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register --------
846 #define AT91C_SPI_MSTR (0x1 << 0) // (SPI) Master/Slave Mode
847 #define AT91C_SPI_PS (0x1 << 1) // (SPI) Peripheral Select
848 #define AT91C_SPI_PS_FIXED (0x0 << 1) // (SPI) Fixed Peripheral Select
849 #define AT91C_SPI_PS_VARIABLE (0x1 << 1) // (SPI) Variable Peripheral Select
850 #define AT91C_SPI_PCSDEC (0x1 << 2) // (SPI) Chip Select Decode
851 #define AT91C_SPI_FDIV (0x1 << 3) // (SPI) Clock Selection
852 #define AT91C_SPI_MODFDIS (0x1 << 4) // (SPI) Mode Fault Detection
853 #define AT91C_SPI_LLB (0x1 << 7) // (SPI) Clock Selection
854 #define AT91C_SPI_PCS (0xF << 16) // (SPI) Peripheral Chip Select
855 #define AT91C_SPI_DLYBCS (0xFF << 24) // (SPI) Delay Between Chip Selects
856 // -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register --------
857 #define AT91C_SPI_RD (0xFFFF << 0) // (SPI) Receive Data
858 #define AT91C_SPI_RPCS (0xF << 16) // (SPI) Peripheral Chip Select Status
859 // -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register --------
860 #define AT91C_SPI_TD (0xFFFF << 0) // (SPI) Transmit Data
861 #define AT91C_SPI_TPCS (0xF << 16) // (SPI) Peripheral Chip Select Status
862 // -------- SPI_SR : (SPI Offset: 0x10) Status Register --------
863 #define AT91C_SPI_RDRF (0x1 << 0) // (SPI) Receive Data Register Full
864 #define AT91C_SPI_TDRE (0x1 << 1) // (SPI) Transmit Data Register Empty
865 #define AT91C_SPI_MODF (0x1 << 2) // (SPI) Mode Fault Error
866 #define AT91C_SPI_OVRES (0x1 << 3) // (SPI) Overrun Error Status
867 #define AT91C_SPI_ENDRX (0x1 << 4) // (SPI) End of Receiver Transfer
868 #define AT91C_SPI_ENDTX (0x1 << 5) // (SPI) End of Receiver Transfer
869 #define AT91C_SPI_RXBUFF (0x1 << 6) // (SPI) RXBUFF Interrupt
870 #define AT91C_SPI_TXBUFE (0x1 << 7) // (SPI) TXBUFE Interrupt
871 #define AT91C_SPI_NSSR (0x1 << 8) // (SPI) NSSR Interrupt
872 #define AT91C_SPI_TXEMPTY (0x1 << 9) // (SPI) TXEMPTY Interrupt
873 #define AT91C_SPI_SPIENS (0x1 << 16) // (SPI) Enable Status
874 // -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register --------
875 // -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register --------
876 // -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register --------
877 // -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register --------
878 #define AT91C_SPI_CPOL (0x1 << 0) // (SPI) Clock Polarity
879 #define AT91C_SPI_NCPHA (0x1 << 1) // (SPI) Clock Phase
880 #define AT91C_SPI_CSAAT (0x1 << 3) // (SPI) Chip Select Active After Transfer
881 #define AT91C_SPI_BITS (0xF << 4) // (SPI) Bits Per Transfer
882 #define AT91C_SPI_BITS_8 (0x0 << 4) // (SPI) 8 Bits Per transfer
883 #define AT91C_SPI_BITS_9 (0x1 << 4) // (SPI) 9 Bits Per transfer
884 #define AT91C_SPI_BITS_10 (0x2 << 4) // (SPI) 10 Bits Per transfer
885 #define AT91C_SPI_BITS_11 (0x3 << 4) // (SPI) 11 Bits Per transfer
886 #define AT91C_SPI_BITS_12 (0x4 << 4) // (SPI) 12 Bits Per transfer
887 #define AT91C_SPI_BITS_13 (0x5 << 4) // (SPI) 13 Bits Per transfer
888 #define AT91C_SPI_BITS_14 (0x6 << 4) // (SPI) 14 Bits Per transfer
889 #define AT91C_SPI_BITS_15 (0x7 << 4) // (SPI) 15 Bits Per transfer
890 #define AT91C_SPI_BITS_16 (0x8 << 4) // (SPI) 16 Bits Per transfer
891 #define AT91C_SPI_SCBR (0xFF << 8) // (SPI) Serial Clock Baud Rate
892 #define AT91C_SPI_DLYBS (0xFF << 16) // (SPI) Delay Before SPCK
893 #define AT91C_SPI_DLYBCT (0xFF << 24) // (SPI) Delay Between Consecutive Transfers
894 
895 // *****************************************************************************
896 // SOFTWARE API DEFINITION FOR Analog to Digital Convertor
897 // *****************************************************************************
898 #ifndef __ASSEMBLY__
899 typedef struct _AT91S_ADC {
900  AT91_REG ADC_CR; // ADC Control Register
901  AT91_REG ADC_MR; // ADC Mode Register
902  AT91_REG Reserved0[2]; //
903  AT91_REG ADC_CHER; // ADC Channel Enable Register
904  AT91_REG ADC_CHDR; // ADC Channel Disable Register
905  AT91_REG ADC_CHSR; // ADC Channel Status Register
906  AT91_REG ADC_SR; // ADC Status Register
907  AT91_REG ADC_LCDR; // ADC Last Converted Data Register
908  AT91_REG ADC_IER; // ADC Interrupt Enable Register
909  AT91_REG ADC_IDR; // ADC Interrupt Disable Register
910  AT91_REG ADC_IMR; // ADC Interrupt Mask Register
911  AT91_REG ADC_CDR0; // ADC Channel Data Register 0
912  AT91_REG ADC_CDR1; // ADC Channel Data Register 1
913  AT91_REG ADC_CDR2; // ADC Channel Data Register 2
914  AT91_REG ADC_CDR3; // ADC Channel Data Register 3
915  AT91_REG ADC_CDR4; // ADC Channel Data Register 4
916  AT91_REG ADC_CDR5; // ADC Channel Data Register 5
917  AT91_REG ADC_CDR6; // ADC Channel Data Register 6
918  AT91_REG ADC_CDR7; // ADC Channel Data Register 7
919  AT91_REG Reserved1[44]; //
920  AT91_REG ADC_RPR; // Receive Pointer Register
921  AT91_REG ADC_RCR; // Receive Counter Register
922  AT91_REG ADC_TPR; // Transmit Pointer Register
923  AT91_REG ADC_TCR; // Transmit Counter Register
924  AT91_REG ADC_RNPR; // Receive Next Pointer Register
925  AT91_REG ADC_RNCR; // Receive Next Counter Register
926  AT91_REG ADC_TNPR; // Transmit Next Pointer Register
927  AT91_REG ADC_TNCR; // Transmit Next Counter Register
928  AT91_REG ADC_PTCR; // PDC Transfer Control Register
929  AT91_REG ADC_PTSR; // PDC Transfer Status Register
930 } AT91S_ADC, *AT91PS_ADC;
931 #else
932 #define ADC_CR (AT91_CAST(AT91_REG *) 0x00000000) // (ADC_CR) ADC Control Register
933 #define ADC_MR (AT91_CAST(AT91_REG *) 0x00000004) // (ADC_MR) ADC Mode Register
934 #define ADC_CHER (AT91_CAST(AT91_REG *) 0x00000010) // (ADC_CHER) ADC Channel Enable Register
935 #define ADC_CHDR (AT91_CAST(AT91_REG *) 0x00000014) // (ADC_CHDR) ADC Channel Disable Register
936 #define ADC_CHSR (AT91_CAST(AT91_REG *) 0x00000018) // (ADC_CHSR) ADC Channel Status Register
937 #define ADC_SR (AT91_CAST(AT91_REG *) 0x0000001C) // (ADC_SR) ADC Status Register
938 #define ADC_LCDR (AT91_CAST(AT91_REG *) 0x00000020) // (ADC_LCDR) ADC Last Converted Data Register
939 #define ADC_IER (AT91_CAST(AT91_REG *) 0x00000024) // (ADC_IER) ADC Interrupt Enable Register
940 #define ADC_IDR (AT91_CAST(AT91_REG *) 0x00000028) // (ADC_IDR) ADC Interrupt Disable Register
941 #define ADC_IMR (AT91_CAST(AT91_REG *) 0x0000002C) // (ADC_IMR) ADC Interrupt Mask Register
942 #define ADC_CDR0 (AT91_CAST(AT91_REG *) 0x00000030) // (ADC_CDR0) ADC Channel Data Register 0
943 #define ADC_CDR1 (AT91_CAST(AT91_REG *) 0x00000034) // (ADC_CDR1) ADC Channel Data Register 1
944 #define ADC_CDR2 (AT91_CAST(AT91_REG *) 0x00000038) // (ADC_CDR2) ADC Channel Data Register 2
945 #define ADC_CDR3 (AT91_CAST(AT91_REG *) 0x0000003C) // (ADC_CDR3) ADC Channel Data Register 3
946 #define ADC_CDR4 (AT91_CAST(AT91_REG *) 0x00000040) // (ADC_CDR4) ADC Channel Data Register 4
947 #define ADC_CDR5 (AT91_CAST(AT91_REG *) 0x00000044) // (ADC_CDR5) ADC Channel Data Register 5
948 #define ADC_CDR6 (AT91_CAST(AT91_REG *) 0x00000048) // (ADC_CDR6) ADC Channel Data Register 6
949 #define ADC_CDR7 (AT91_CAST(AT91_REG *) 0x0000004C) // (ADC_CDR7) ADC Channel Data Register 7
950 
951 #endif
952 // -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register --------
953 #define AT91C_ADC_SWRST (0x1 << 0) // (ADC) Software Reset
954 #define AT91C_ADC_START (0x1 << 1) // (ADC) Start Conversion
955 // -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register --------
956 #define AT91C_ADC_TRGEN (0x1 << 0) // (ADC) Trigger Enable
957 #define AT91C_ADC_TRGEN_DIS (0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software
958 #define AT91C_ADC_TRGEN_EN (0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.
959 #define AT91C_ADC_TRGSEL (0x7 << 1) // (ADC) Trigger Selection
960 #define AT91C_ADC_TRGSEL_TIOA0 (0x0 << 1) // (ADC) Selected TRGSEL = TIAO0
961 #define AT91C_ADC_TRGSEL_TIOA1 (0x1 << 1) // (ADC) Selected TRGSEL = TIAO1
962 #define AT91C_ADC_TRGSEL_TIOA2 (0x2 << 1) // (ADC) Selected TRGSEL = TIAO2
963 #define AT91C_ADC_TRGSEL_TIOA3 (0x3 << 1) // (ADC) Selected TRGSEL = TIAO3
964 #define AT91C_ADC_TRGSEL_TIOA4 (0x4 << 1) // (ADC) Selected TRGSEL = TIAO4
965 #define AT91C_ADC_TRGSEL_TIOA5 (0x5 << 1) // (ADC) Selected TRGSEL = TIAO5
966 #define AT91C_ADC_TRGSEL_EXT (0x6 << 1) // (ADC) Selected TRGSEL = External Trigger
967 #define AT91C_ADC_LOWRES (0x1 << 4) // (ADC) Resolution.
968 #define AT91C_ADC_LOWRES_10_BIT (0x0 << 4) // (ADC) 10-bit resolution
969 #define AT91C_ADC_LOWRES_8_BIT (0x1 << 4) // (ADC) 8-bit resolution
970 #define AT91C_ADC_SLEEP (0x1 << 5) // (ADC) Sleep Mode
971 #define AT91C_ADC_SLEEP_NORMAL_MODE (0x0 << 5) // (ADC) Normal Mode
972 #define AT91C_ADC_SLEEP_MODE (0x1 << 5) // (ADC) Sleep Mode
973 #define AT91C_ADC_PRESCAL (0x3F << 8) // (ADC) Prescaler rate selection
974 #define AT91C_ADC_STARTUP (0x1F << 16) // (ADC) Startup Time
975 #define AT91C_ADC_SHTIM (0xF << 24) // (ADC) Sample & Hold Time
976 // -------- ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register --------
977 #define AT91C_ADC_CH0 (0x1 << 0) // (ADC) Channel 0
978 #define AT91C_ADC_CH1 (0x1 << 1) // (ADC) Channel 1
979 #define AT91C_ADC_CH2 (0x1 << 2) // (ADC) Channel 2
980 #define AT91C_ADC_CH3 (0x1 << 3) // (ADC) Channel 3
981 #define AT91C_ADC_CH4 (0x1 << 4) // (ADC) Channel 4
982 #define AT91C_ADC_CH5 (0x1 << 5) // (ADC) Channel 5
983 #define AT91C_ADC_CH6 (0x1 << 6) // (ADC) Channel 6
984 #define AT91C_ADC_CH7 (0x1 << 7) // (ADC) Channel 7
985 // -------- ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register --------
986 // -------- ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register --------
987 // -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register --------
988 #define AT91C_ADC_EOC0 (0x1 << 0) // (ADC) End of Conversion
989 #define AT91C_ADC_EOC1 (0x1 << 1) // (ADC) End of Conversion
990 #define AT91C_ADC_EOC2 (0x1 << 2) // (ADC) End of Conversion
991 #define AT91C_ADC_EOC3 (0x1 << 3) // (ADC) End of Conversion
992 #define AT91C_ADC_EOC4 (0x1 << 4) // (ADC) End of Conversion
993 #define AT91C_ADC_EOC5 (0x1 << 5) // (ADC) End of Conversion
994 #define AT91C_ADC_EOC6 (0x1 << 6) // (ADC) End of Conversion
995 #define AT91C_ADC_EOC7 (0x1 << 7) // (ADC) End of Conversion
996 #define AT91C_ADC_OVRE0 (0x1 << 8) // (ADC) Overrun Error
997 #define AT91C_ADC_OVRE1 (0x1 << 9) // (ADC) Overrun Error
998 #define AT91C_ADC_OVRE2 (0x1 << 10) // (ADC) Overrun Error
999 #define AT91C_ADC_OVRE3 (0x1 << 11) // (ADC) Overrun Error
1000 #define AT91C_ADC_OVRE4 (0x1 << 12) // (ADC) Overrun Error
1001 #define AT91C_ADC_OVRE5 (0x1 << 13) // (ADC) Overrun Error
1002 #define AT91C_ADC_OVRE6 (0x1 << 14) // (ADC) Overrun Error
1003 #define AT91C_ADC_OVRE7 (0x1 << 15) // (ADC) Overrun Error
1004 #define AT91C_ADC_DRDY (0x1 << 16) // (ADC) Data Ready
1005 #define AT91C_ADC_GOVRE (0x1 << 17) // (ADC) General Overrun
1006 #define AT91C_ADC_ENDRX (0x1 << 18) // (ADC) End of Receiver Transfer
1007 #define AT91C_ADC_RXBUFF (0x1 << 19) // (ADC) RXBUFF Interrupt
1008 // -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register --------
1009 #define AT91C_ADC_LDATA (0x3FF << 0) // (ADC) Last Data Converted
1010 // -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register --------
1011 // -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register --------
1012 // -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register --------
1013 // -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 --------
1014 #define AT91C_ADC_DATA (0x3FF << 0) // (ADC) Converted Data
1015 // -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 --------
1016 // -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 --------
1017 // -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 --------
1018 // -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 --------
1019 // -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 --------
1020 // -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 --------
1021 // -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 --------
1022 
1023 // *****************************************************************************
1024 // SOFTWARE API DEFINITION FOR Synchronous Serial Controller Interface
1025 // *****************************************************************************
1026 #ifndef __ASSEMBLY__
1027 typedef struct _AT91S_SSC {
1028  AT91_REG SSC_CR; // Control Register
1029  AT91_REG SSC_CMR; // Clock Mode Register
1030  AT91_REG Reserved0[2]; //
1031  AT91_REG SSC_RCMR; // Receive Clock ModeRegister
1032  AT91_REG SSC_RFMR; // Receive Frame Mode Register
1033  AT91_REG SSC_TCMR; // Transmit Clock Mode Register
1034  AT91_REG SSC_TFMR; // Transmit Frame Mode Register
1035  AT91_REG SSC_RHR; // Receive Holding Register
1036  AT91_REG SSC_THR; // Transmit Holding Register
1037  AT91_REG Reserved1[2]; //
1038  AT91_REG SSC_RSHR; // Receive Sync Holding Register
1039  AT91_REG SSC_TSHR; // Transmit Sync Holding Register
1040  AT91_REG Reserved2[2]; //
1041  AT91_REG SSC_SR; // Status Register
1042  AT91_REG SSC_IER; // Interrupt Enable Register
1043  AT91_REG SSC_IDR; // Interrupt Disable Register
1044  AT91_REG SSC_IMR; // Interrupt Mask Register
1045  AT91_REG Reserved3[44]; //
1046  AT91_REG SSC_RPR; // Receive Pointer Register
1047  AT91_REG SSC_RCR; // Receive Counter Register
1048  AT91_REG SSC_TPR; // Transmit Pointer Register
1049  AT91_REG SSC_TCR; // Transmit Counter Register
1050  AT91_REG SSC_RNPR; // Receive Next Pointer Register
1051  AT91_REG SSC_RNCR; // Receive Next Counter Register
1052  AT91_REG SSC_TNPR; // Transmit Next Pointer Register
1053  AT91_REG SSC_TNCR; // Transmit Next Counter Register
1054  AT91_REG SSC_PTCR; // PDC Transfer Control Register
1055  AT91_REG SSC_PTSR; // PDC Transfer Status Register
1056 } AT91S_SSC, *AT91PS_SSC;
1057 #else
1058 #define SSC_CR (AT91_CAST(AT91_REG *) 0x00000000) // (SSC_CR) Control Register
1059 #define SSC_CMR (AT91_CAST(AT91_REG *) 0x00000004) // (SSC_CMR) Clock Mode Register
1060 #define SSC_RCMR (AT91_CAST(AT91_REG *) 0x00000010) // (SSC_RCMR) Receive Clock ModeRegister
1061 #define SSC_RFMR (AT91_CAST(AT91_REG *) 0x00000014) // (SSC_RFMR) Receive Frame Mode Register
1062 #define SSC_TCMR (AT91_CAST(AT91_REG *) 0x00000018) // (SSC_TCMR) Transmit Clock Mode Register
1063 #define SSC_TFMR (AT91_CAST(AT91_REG *) 0x0000001C) // (SSC_TFMR) Transmit Frame Mode Register
1064 #define SSC_RHR (AT91_CAST(AT91_REG *) 0x00000020) // (SSC_RHR) Receive Holding Register
1065 #define SSC_THR (AT91_CAST(AT91_REG *) 0x00000024) // (SSC_THR) Transmit Holding Register
1066 #define SSC_RSHR (AT91_CAST(AT91_REG *) 0x00000030) // (SSC_RSHR) Receive Sync Holding Register
1067 #define SSC_TSHR (AT91_CAST(AT91_REG *) 0x00000034) // (SSC_TSHR) Transmit Sync Holding Register
1068 #define SSC_SR (AT91_CAST(AT91_REG *) 0x00000040) // (SSC_SR) Status Register
1069 #define SSC_IER (AT91_CAST(AT91_REG *) 0x00000044) // (SSC_IER) Interrupt Enable Register
1070 #define SSC_IDR (AT91_CAST(AT91_REG *) 0x00000048) // (SSC_IDR) Interrupt Disable Register
1071 #define SSC_IMR (AT91_CAST(AT91_REG *) 0x0000004C) // (SSC_IMR) Interrupt Mask Register
1072 
1073 #endif
1074 // -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register --------
1075 #define AT91C_SSC_RXEN (0x1 << 0) // (SSC) Receive Enable
1076 #define AT91C_SSC_RXDIS (0x1 << 1) // (SSC) Receive Disable
1077 #define AT91C_SSC_TXEN (0x1 << 8) // (SSC) Transmit Enable
1078 #define AT91C_SSC_TXDIS (0x1 << 9) // (SSC) Transmit Disable
1079 #define AT91C_SSC_SWRST (0x1 << 15) // (SSC) Software Reset
1080 // -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register --------
1081 #define AT91C_SSC_CKS (0x3 << 0) // (SSC) Receive/Transmit Clock Selection
1082 #define AT91C_SSC_CKS_DIV (0x0) // (SSC) Divided Clock
1083 #define AT91C_SSC_CKS_TK (0x1) // (SSC) TK Clock signal
1084 #define AT91C_SSC_CKS_RK (0x2) // (SSC) RK pin
1085 #define AT91C_SSC_CKO (0x7 << 2) // (SSC) Receive/Transmit Clock Output Mode Selection
1086 #define AT91C_SSC_CKO_NONE (0x0 << 2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only
1087 #define AT91C_SSC_CKO_CONTINOUS (0x1 << 2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output
1088 #define AT91C_SSC_CKO_DATA_TX (0x2 << 2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output
1089 #define AT91C_SSC_CKI (0x1 << 5) // (SSC) Receive/Transmit Clock Inversion
1090 #define AT91C_SSC_START (0xF << 8) // (SSC) Receive/Transmit Start Selection
1091 #define AT91C_SSC_START_CONTINOUS (0x0 << 8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
1092 #define AT91C_SSC_START_TX (0x1 << 8) // (SSC) Transmit/Receive start
1093 #define AT91C_SSC_START_LOW_RF (0x2 << 8) // (SSC) Detection of a low level on RF input
1094 #define AT91C_SSC_START_HIGH_RF (0x3 << 8) // (SSC) Detection of a high level on RF input
1095 #define AT91C_SSC_START_FALL_RF (0x4 << 8) // (SSC) Detection of a falling edge on RF input
1096 #define AT91C_SSC_START_RISE_RF (0x5 << 8) // (SSC) Detection of a rising edge on RF input
1097 #define AT91C_SSC_START_LEVEL_RF (0x6 << 8) // (SSC) Detection of any level change on RF input
1098 #define AT91C_SSC_START_EDGE_RF (0x7 << 8) // (SSC) Detection of any edge on RF input
1099 #define AT91C_SSC_START_0 (0x8 << 8) // (SSC) Compare 0
1100 #define AT91C_SSC_STTDLY (0xFF << 16) // (SSC) Receive/Transmit Start Delay
1101 #define AT91C_SSC_PERIOD (0xFF << 24) // (SSC) Receive/Transmit Period Divider Selection
1102 // -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register --------
1103 #define AT91C_SSC_DATLEN (0x1F << 0) // (SSC) Data Length
1104 #define AT91C_SSC_LOOP (0x1 << 5) // (SSC) Loop Mode
1105 #define AT91C_SSC_MSBF (0x1 << 7) // (SSC) Most Significant Bit First
1106 #define AT91C_SSC_DATNB (0xF << 8) // (SSC) Data Number per Frame
1107 #define AT91C_SSC_FSLEN (0xF << 16) // (SSC) Receive/Transmit Frame Sync length
1108 #define AT91C_SSC_FSOS (0x7 << 20) // (SSC) Receive/Transmit Frame Sync Output Selection
1109 #define AT91C_SSC_FSOS_NONE (0x0 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only
1110 #define AT91C_SSC_FSOS_NEGATIVE (0x1 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse
1111 #define AT91C_SSC_FSOS_POSITIVE (0x2 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse
1112 #define AT91C_SSC_FSOS_LOW (0x3 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer
1113 #define AT91C_SSC_FSOS_HIGH (0x4 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer
1114 #define AT91C_SSC_FSOS_TOGGLE (0x5 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer
1115 #define AT91C_SSC_FSEDGE (0x1 << 24) // (SSC) Frame Sync Edge Detection
1116 // -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register --------
1117 // -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register --------
1118 #define AT91C_SSC_DATDEF (0x1 << 5) // (SSC) Data Default Value
1119 #define AT91C_SSC_FSDEN (0x1 << 23) // (SSC) Frame Sync Data Enable
1120 // -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register --------
1121 #define AT91C_SSC_TXRDY (0x1 << 0) // (SSC) Transmit Ready
1122 #define AT91C_SSC_TXEMPTY (0x1 << 1) // (SSC) Transmit Empty
1123 #define AT91C_SSC_ENDTX (0x1 << 2) // (SSC) End Of Transmission
1124 #define AT91C_SSC_TXBUFE (0x1 << 3) // (SSC) Transmit Buffer Empty
1125 #define AT91C_SSC_RXRDY (0x1 << 4) // (SSC) Receive Ready
1126 #define AT91C_SSC_OVRUN (0x1 << 5) // (SSC) Receive Overrun
1127 #define AT91C_SSC_ENDRX (0x1 << 6) // (SSC) End of Reception
1128 #define AT91C_SSC_RXBUFF (0x1 << 7) // (SSC) Receive Buffer Full
1129 #define AT91C_SSC_TXSYN (0x1 << 10) // (SSC) Transmit Sync
1130 #define AT91C_SSC_RXSYN (0x1 << 11) // (SSC) Receive Sync
1131 #define AT91C_SSC_TXENA (0x1 << 16) // (SSC) Transmit Enable
1132 #define AT91C_SSC_RXENA (0x1 << 17) // (SSC) Receive Enable
1133 // -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register --------
1134 // -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register --------
1135 // -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register --------
1136 
1137 // *****************************************************************************
1138 // SOFTWARE API DEFINITION FOR Usart
1139 // *****************************************************************************
1140 #ifndef __ASSEMBLY__
1141 typedef struct _AT91S_USART {
1142  AT91_REG US_CR; // Control Register
1143  AT91_REG US_MR; // Mode Register
1144  AT91_REG US_IER; // Interrupt Enable Register
1145  AT91_REG US_IDR; // Interrupt Disable Register
1146  AT91_REG US_IMR; // Interrupt Mask Register
1147  AT91_REG US_CSR; // Channel Status Register
1148  AT91_REG US_RHR; // Receiver Holding Register
1149  AT91_REG US_THR; // Transmitter Holding Register
1150  AT91_REG US_BRGR; // Baud Rate Generator Register
1151  AT91_REG US_RTOR; // Receiver Time-out Register
1152  AT91_REG US_TTGR; // Transmitter Time-guard Register
1153  AT91_REG Reserved0[5]; //
1154  AT91_REG US_FIDI; // FI_DI_Ratio Register
1155  AT91_REG US_NER; // Nb Errors Register
1156  AT91_REG Reserved1[1]; //
1157  AT91_REG US_IF; // IRDA_FILTER Register
1158  AT91_REG Reserved2[44]; //
1159  AT91_REG US_RPR; // Receive Pointer Register
1160  AT91_REG US_RCR; // Receive Counter Register
1161  AT91_REG US_TPR; // Transmit Pointer Register
1162  AT91_REG US_TCR; // Transmit Counter Register
1163  AT91_REG US_RNPR; // Receive Next Pointer Register
1164  AT91_REG US_RNCR; // Receive Next Counter Register
1165  AT91_REG US_TNPR; // Transmit Next Pointer Register
1166  AT91_REG US_TNCR; // Transmit Next Counter Register
1167  AT91_REG US_PTCR; // PDC Transfer Control Register
1168  AT91_REG US_PTSR; // PDC Transfer Status Register
1169 } AT91S_USART, *AT91PS_USART;
1170 #else
1171 #define US_CR (AT91_CAST(AT91_REG *) 0x00000000) // (US_CR) Control Register
1172 #define US_MR (AT91_CAST(AT91_REG *) 0x00000004) // (US_MR) Mode Register
1173 #define US_IER (AT91_CAST(AT91_REG *) 0x00000008) // (US_IER) Interrupt Enable Register
1174 #define US_IDR (AT91_CAST(AT91_REG *) 0x0000000C) // (US_IDR) Interrupt Disable Register
1175 #define US_IMR (AT91_CAST(AT91_REG *) 0x00000010) // (US_IMR) Interrupt Mask Register
1176 #define US_CSR (AT91_CAST(AT91_REG *) 0x00000014) // (US_CSR) Channel Status Register
1177 #define US_RHR (AT91_CAST(AT91_REG *) 0x00000018) // (US_RHR) Receiver Holding Register
1178 #define US_THR (AT91_CAST(AT91_REG *) 0x0000001C) // (US_THR) Transmitter Holding Register
1179 #define US_BRGR (AT91_CAST(AT91_REG *) 0x00000020) // (US_BRGR) Baud Rate Generator Register
1180 #define US_RTOR (AT91_CAST(AT91_REG *) 0x00000024) // (US_RTOR) Receiver Time-out Register
1181 #define US_TTGR (AT91_CAST(AT91_REG *) 0x00000028) // (US_TTGR) Transmitter Time-guard Register
1182 #define US_FIDI (AT91_CAST(AT91_REG *) 0x00000040) // (US_FIDI) FI_DI_Ratio Register
1183 #define US_NER (AT91_CAST(AT91_REG *) 0x00000044) // (US_NER) Nb Errors Register
1184 #define US_IF (AT91_CAST(AT91_REG *) 0x0000004C) // (US_IF) IRDA_FILTER Register
1185 
1186 #endif
1187 // -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register --------
1188 #define AT91C_US_STTBRK (0x1 << 9) // (USART) Start Break
1189 #define AT91C_US_STPBRK (0x1 << 10) // (USART) Stop Break
1190 #define AT91C_US_STTTO (0x1 << 11) // (USART) Start Time-out
1191 #define AT91C_US_SENDA (0x1 << 12) // (USART) Send Address
1192 #define AT91C_US_RSTIT (0x1 << 13) // (USART) Reset Iterations
1193 #define AT91C_US_RSTNACK (0x1 << 14) // (USART) Reset Non Acknowledge
1194 #define AT91C_US_RETTO (0x1 << 15) // (USART) Rearm Time-out
1195 #define AT91C_US_DTREN (0x1 << 16) // (USART) Data Terminal ready Enable
1196 #define AT91C_US_DTRDIS (0x1 << 17) // (USART) Data Terminal ready Disable
1197 #define AT91C_US_RTSEN (0x1 << 18) // (USART) Request to Send enable
1198 #define AT91C_US_RTSDIS (0x1 << 19) // (USART) Request to Send Disable
1199 // -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register --------
1200 #define AT91C_US_USMODE (0xF << 0) // (USART) Usart mode
1201 #define AT91C_US_USMODE_NORMAL (0x0) // (USART) Normal
1202 #define AT91C_US_USMODE_RS485 (0x1) // (USART) RS485
1203 #define AT91C_US_USMODE_HWHSH (0x2) // (USART) Hardware Handshaking
1204 #define AT91C_US_USMODE_MODEM (0x3) // (USART) Modem
1205 #define AT91C_US_USMODE_ISO7816_0 (0x4) // (USART) ISO7816 protocol: T = 0
1206 #define AT91C_US_USMODE_ISO7816_1 (0x6) // (USART) ISO7816 protocol: T = 1
1207 #define AT91C_US_USMODE_IRDA (0x8) // (USART) IrDA
1208 #define AT91C_US_USMODE_SWHSH (0xC) // (USART) Software Handshaking
1209 #define AT91C_US_CLKS (0x3 << 4) // (USART) Clock Selection (Baud Rate generator Input Clock
1210 #define AT91C_US_CLKS_CLOCK (0x0 << 4) // (USART) Clock
1211 #define AT91C_US_CLKS_FDIV1 (0x1 << 4) // (USART) fdiv1
1212 #define AT91C_US_CLKS_SLOW (0x2 << 4) // (USART) slow_clock (ARM)
1213 #define AT91C_US_CLKS_EXT (0x3 << 4) // (USART) External (SCK)
1214 #define AT91C_US_CHRL (0x3 << 6) // (USART) Clock Selection (Baud Rate generator Input Clock
1215 #define AT91C_US_CHRL_5_BITS (0x0 << 6) // (USART) Character Length: 5 bits
1216 #define AT91C_US_CHRL_6_BITS (0x1 << 6) // (USART) Character Length: 6 bits
1217 #define AT91C_US_CHRL_7_BITS (0x2 << 6) // (USART) Character Length: 7 bits
1218 #define AT91C_US_CHRL_8_BITS (0x3 << 6) // (USART) Character Length: 8 bits
1219 #define AT91C_US_SYNC (0x1 << 8) // (USART) Synchronous Mode Select
1220 #define AT91C_US_NBSTOP (0x3 << 12) // (USART) Number of Stop bits
1221 #define AT91C_US_NBSTOP_1_BIT (0x0 << 12) // (USART) 1 stop bit
1222 #define AT91C_US_NBSTOP_15_BIT (0x1 << 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits
1223 #define AT91C_US_NBSTOP_2_BIT (0x2 << 12) // (USART) 2 stop bits
1224 #define AT91C_US_MSBF (0x1 << 16) // (USART) Bit Order
1225 #define AT91C_US_MODE9 (0x1 << 17) // (USART) 9-bit Character length
1226 #define AT91C_US_CKLO (0x1 << 18) // (USART) Clock Output Select
1227 #define AT91C_US_OVER (0x1 << 19) // (USART) Over Sampling Mode
1228 #define AT91C_US_INACK (0x1 << 20) // (USART) Inhibit Non Acknowledge
1229 #define AT91C_US_DSNACK (0x1 << 21) // (USART) Disable Successive NACK
1230 #define AT91C_US_MAX_ITER (0x1 << 24) // (USART) Number of Repetitions
1231 #define AT91C_US_FILTER (0x1 << 28) // (USART) Receive Line Filter
1232 // -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register --------
1233 #define AT91C_US_RXBRK (0x1 << 2) // (USART) Break Received/End of Break
1234 #define AT91C_US_TIMEOUT (0x1 << 8) // (USART) Receiver Time-out
1235 #define AT91C_US_ITERATION (0x1 << 10) // (USART) Max number of Repetitions Reached
1236 #define AT91C_US_NACK (0x1 << 13) // (USART) Non Acknowledge
1237 #define AT91C_US_RIIC (0x1 << 16) // (USART) Ring INdicator Input Change Flag
1238 #define AT91C_US_DSRIC (0x1 << 17) // (USART) Data Set Ready Input Change Flag
1239 #define AT91C_US_DCDIC (0x1 << 18) // (USART) Data Carrier Flag
1240 #define AT91C_US_CTSIC (0x1 << 19) // (USART) Clear To Send Input Change Flag
1241 // -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register --------
1242 // -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register --------
1243 // -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register --------
1244 #define AT91C_US_RI (0x1 << 20) // (USART) Image of RI Input
1245 #define AT91C_US_DSR (0x1 << 21) // (USART) Image of DSR Input
1246 #define AT91C_US_DCD (0x1 << 22) // (USART) Image of DCD Input
1247 #define AT91C_US_CTS (0x1 << 23) // (USART) Image of CTS Input
1248 
1249 // *****************************************************************************
1250 // SOFTWARE API DEFINITION FOR Two-wire Interface
1251 // *****************************************************************************
1252 #ifndef __ASSEMBLY__
1253 typedef struct _AT91S_TWI {
1254  AT91_REG TWI_CR; // Control Register
1255  AT91_REG TWI_MMR; // Master Mode Register
1256  AT91_REG Reserved0[1]; //
1257  AT91_REG TWI_IADR; // Internal Address Register
1258  AT91_REG TWI_CWGR; // Clock Waveform Generator Register
1259  AT91_REG Reserved1[3]; //
1260  AT91_REG TWI_SR; // Status Register
1261  AT91_REG TWI_IER; // Interrupt Enable Register
1262  AT91_REG TWI_IDR; // Interrupt Disable Register
1263  AT91_REG TWI_IMR; // Interrupt Mask Register
1264  AT91_REG TWI_RHR; // Receive Holding Register
1265  AT91_REG TWI_THR; // Transmit Holding Register
1266  AT91_REG Reserved2[50]; //
1267  AT91_REG TWI_RPR; // Receive Pointer Register
1268  AT91_REG TWI_RCR; // Receive Counter Register
1269  AT91_REG TWI_TPR; // Transmit Pointer Register
1270  AT91_REG TWI_TCR; // Transmit Counter Register
1271  AT91_REG TWI_RNPR; // Receive Next Pointer Register
1272  AT91_REG TWI_RNCR; // Receive Next Counter Register
1273  AT91_REG TWI_TNPR; // Transmit Next Pointer Register
1274  AT91_REG TWI_TNCR; // Transmit Next Counter Register
1275  AT91_REG TWI_PTCR; // PDC Transfer Control Register
1276  AT91_REG TWI_PTSR; // PDC Transfer Status Register
1277 } AT91S_TWI, *AT91PS_TWI;
1278 #else
1279 #define TWI_CR (AT91_CAST(AT91_REG *) 0x00000000) // (TWI_CR) Control Register
1280 #define TWI_MMR (AT91_CAST(AT91_REG *) 0x00000004) // (TWI_MMR) Master Mode Register
1281 #define TWI_IADR (AT91_CAST(AT91_REG *) 0x0000000C) // (TWI_IADR) Internal Address Register
1282 #define TWI_CWGR (AT91_CAST(AT91_REG *) 0x00000010) // (TWI_CWGR) Clock Waveform Generator Register
1283 #define TWI_SR (AT91_CAST(AT91_REG *) 0x00000020) // (TWI_SR) Status Register
1284 #define TWI_IER (AT91_CAST(AT91_REG *) 0x00000024) // (TWI_IER) Interrupt Enable Register
1285 #define TWI_IDR (AT91_CAST(AT91_REG *) 0x00000028) // (TWI_IDR) Interrupt Disable Register
1286 #define TWI_IMR (AT91_CAST(AT91_REG *) 0x0000002C) // (TWI_IMR) Interrupt Mask Register
1287 #define TWI_RHR (AT91_CAST(AT91_REG *) 0x00000030) // (TWI_RHR) Receive Holding Register
1288 #define TWI_THR (AT91_CAST(AT91_REG *) 0x00000034) // (TWI_THR) Transmit Holding Register
1289 
1290 #endif
1291 // -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register --------
1292 #define AT91C_TWI_START (0x1 << 0) // (TWI) Send a START Condition
1293 #define AT91C_TWI_STOP (0x1 << 1) // (TWI) Send a STOP Condition
1294 #define AT91C_TWI_MSEN (0x1 << 2) // (TWI) TWI Master Transfer Enabled
1295 #define AT91C_TWI_MSDIS (0x1 << 3) // (TWI) TWI Master Transfer Disabled
1296 #define AT91C_TWI_SWRST (0x1 << 7) // (TWI) Software Reset
1297 // -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register --------
1298 #define AT91C_TWI_IADRSZ (0x3 << 8) // (TWI) Internal Device Address Size
1299 #define AT91C_TWI_IADRSZ_NO (0x0 << 8) // (TWI) No internal device address
1300 #define AT91C_TWI_IADRSZ_1_BYTE (0x1 << 8) // (TWI) One-byte internal device address
1301 #define AT91C_TWI_IADRSZ_2_BYTE (0x2 << 8) // (TWI) Two-byte internal device address
1302 #define AT91C_TWI_IADRSZ_3_BYTE (0x3 << 8) // (TWI) Three-byte internal device address
1303 #define AT91C_TWI_MREAD (0x1 << 12) // (TWI) Master Read Direction
1304 #define AT91C_TWI_DADR (0x7F << 16) // (TWI) Device Address
1305 // -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register --------
1306 #define AT91C_TWI_CLDIV (0xFF << 0) // (TWI) Clock Low Divider
1307 #define AT91C_TWI_CHDIV (0xFF << 8) // (TWI) Clock High Divider
1308 #define AT91C_TWI_CKDIV (0x7 << 16) // (TWI) Clock Divider
1309 // -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register --------
1310 #define AT91C_TWI_TXCOMP (0x1 << 0) // (TWI) Transmission Completed
1311 #define AT91C_TWI_RXRDY (0x1 << 1) // (TWI) Receive holding register ReaDY
1312 #define AT91C_TWI_TXRDY (0x1 << 2) // (TWI) Transmit holding register ReaDY
1313 #define AT91C_TWI_OVRE (0x1 << 6) // (TWI) Overrun Error
1314 #define AT91C_TWI_UNRE (0x1 << 7) // (TWI) Underrun Error
1315 #define AT91C_TWI_NACK (0x1 << 8) // (TWI) Not Acknowledged
1316 #define AT91C_TWI_ENDRX (0x1 << 12) // (TWI)
1317 #define AT91C_TWI_ENDTX (0x1 << 13) // (TWI)
1318 #define AT91C_TWI_RXBUFF (0x1 << 14) // (TWI)
1319 #define AT91C_TWI_TXBUFE (0x1 << 15) // (TWI)
1320 // -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register --------
1321 // -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register --------
1322 // -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register --------
1323 
1324 // *****************************************************************************
1325 // SOFTWARE API DEFINITION FOR Timer Counter Channel Interface
1326 // *****************************************************************************
1327 #ifndef __ASSEMBLY__
1328 typedef struct _AT91S_TC {
1329  AT91_REG TC_CCR; // Channel Control Register
1330  AT91_REG TC_CMR; // Channel Mode Register (Capture Mode / Waveform Mode)
1331  AT91_REG Reserved0[2]; //
1332  AT91_REG TC_CV; // Counter Value
1333  AT91_REG TC_RA; // Register A
1334  AT91_REG TC_RB; // Register B
1335  AT91_REG TC_RC; // Register C
1336  AT91_REG TC_SR; // Status Register
1337  AT91_REG TC_IER; // Interrupt Enable Register
1338  AT91_REG TC_IDR; // Interrupt Disable Register
1339  AT91_REG TC_IMR; // Interrupt Mask Register
1340 } AT91S_TC, *AT91PS_TC;
1341 #else
1342 #define TC_CCR (AT91_CAST(AT91_REG *) 0x00000000) // (TC_CCR) Channel Control Register
1343 #define TC_CMR (AT91_CAST(AT91_REG *) 0x00000004) // (TC_CMR) Channel Mode Register (Capture Mode / Waveform Mode)
1344 #define TC_CV (AT91_CAST(AT91_REG *) 0x00000010) // (TC_CV) Counter Value
1345 #define TC_RA (AT91_CAST(AT91_REG *) 0x00000014) // (TC_RA) Register A
1346 #define TC_RB (AT91_CAST(AT91_REG *) 0x00000018) // (TC_RB) Register B
1347 #define TC_RC (AT91_CAST(AT91_REG *) 0x0000001C) // (TC_RC) Register C
1348 #define TC_SR (AT91_CAST(AT91_REG *) 0x00000020) // (TC_SR) Status Register
1349 #define TC_IER (AT91_CAST(AT91_REG *) 0x00000024) // (TC_IER) Interrupt Enable Register
1350 #define TC_IDR (AT91_CAST(AT91_REG *) 0x00000028) // (TC_IDR) Interrupt Disable Register
1351 #define TC_IMR (AT91_CAST(AT91_REG *) 0x0000002C) // (TC_IMR) Interrupt Mask Register
1352 
1353 #endif
1354 // -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register --------
1355 #define AT91C_TC_CLKEN (0x1 << 0) // (TC) Counter Clock Enable Command
1356 #define AT91C_TC_CLKDIS (0x1 << 1) // (TC) Counter Clock Disable Command
1357 #define AT91C_TC_SWTRG (0x1 << 2) // (TC) Software Trigger Command
1358 // -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode --------
1359 #define AT91C_TC_CLKS (0x7 << 0) // (TC) Clock Selection
1360 #define AT91C_TC_CLKS_TIMER_DIV1_CLOCK (0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK
1361 #define AT91C_TC_CLKS_TIMER_DIV2_CLOCK (0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK
1362 #define AT91C_TC_CLKS_TIMER_DIV3_CLOCK (0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK
1363 #define AT91C_TC_CLKS_TIMER_DIV4_CLOCK (0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK
1364 #define AT91C_TC_CLKS_TIMER_DIV5_CLOCK (0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK
1365 #define AT91C_TC_CLKS_XC0 (0x5) // (TC) Clock selected: XC0
1366 #define AT91C_TC_CLKS_XC1 (0x6) // (TC) Clock selected: XC1
1367 #define AT91C_TC_CLKS_XC2 (0x7) // (TC) Clock selected: XC2
1368 #define AT91C_TC_CLKI (0x1 << 3) // (TC) Clock Invert
1369 #define AT91C_TC_BURST (0x3 << 4) // (TC) Burst Signal Selection
1370 #define AT91C_TC_BURST_NONE (0x0 << 4) // (TC) The clock is not gated by an external signal
1371 #define AT91C_TC_BURST_XC0 (0x1 << 4) // (TC) XC0 is ANDed with the selected clock
1372 #define AT91C_TC_BURST_XC1 (0x2 << 4) // (TC) XC1 is ANDed with the selected clock
1373 #define AT91C_TC_BURST_XC2 (0x3 << 4) // (TC) XC2 is ANDed with the selected clock
1374 #define AT91C_TC_CPCSTOP (0x1 << 6) // (TC) Counter Clock Stopped with RC Compare
1375 #define AT91C_TC_LDBSTOP (0x1 << 6) // (TC) Counter Clock Stopped with RB Loading
1376 #define AT91C_TC_CPCDIS (0x1 << 7) // (TC) Counter Clock Disable with RC Compare
1377 #define AT91C_TC_LDBDIS (0x1 << 7) // (TC) Counter Clock Disabled with RB Loading
1378 #define AT91C_TC_ETRGEDG (0x3 << 8) // (TC) External Trigger Edge Selection
1379 #define AT91C_TC_ETRGEDG_NONE (0x0 << 8) // (TC) Edge: None
1380 #define AT91C_TC_ETRGEDG_RISING (0x1 << 8) // (TC) Edge: rising edge
1381 #define AT91C_TC_ETRGEDG_FALLING (0x2 << 8) // (TC) Edge: falling edge
1382 #define AT91C_TC_ETRGEDG_BOTH (0x3 << 8) // (TC) Edge: each edge
1383 #define AT91C_TC_EEVTEDG (0x3 << 8) // (TC) External Event Edge Selection
1384 #define AT91C_TC_EEVTEDG_NONE (0x0 << 8) // (TC) Edge: None
1385 #define AT91C_TC_EEVTEDG_RISING (0x1 << 8) // (TC) Edge: rising edge
1386 #define AT91C_TC_EEVTEDG_FALLING (0x2 << 8) // (TC) Edge: falling edge
1387 #define AT91C_TC_EEVTEDG_BOTH (0x3 << 8) // (TC) Edge: each edge
1388 #define AT91C_TC_EEVT (0x3 << 10) // (TC) External Event Selection
1389 #define AT91C_TC_EEVT_TIOB (0x0 << 10) // (TC) Signal selected as external event: TIOB TIOB direction: input
1390 #define AT91C_TC_EEVT_XC0 (0x1 << 10) // (TC) Signal selected as external event: XC0 TIOB direction: output
1391 #define AT91C_TC_EEVT_XC1 (0x2 << 10) // (TC) Signal selected as external event: XC1 TIOB direction: output
1392 #define AT91C_TC_EEVT_XC2 (0x3 << 10) // (TC) Signal selected as external event: XC2 TIOB direction: output
1393 #define AT91C_TC_ABETRG (0x1 << 10) // (TC) TIOA or TIOB External Trigger Selection
1394 #define AT91C_TC_ENETRG (0x1 << 12) // (TC) External Event Trigger enable
1395 #define AT91C_TC_WAVESEL (0x3 << 13) // (TC) Waveform Selection
1396 #define AT91C_TC_WAVESEL_UP (0x0 << 13) // (TC) UP mode without atomatic trigger on RC Compare
1397 #define AT91C_TC_WAVESEL_UPDOWN (0x1 << 13) // (TC) UPDOWN mode without automatic trigger on RC Compare
1398 #define AT91C_TC_WAVESEL_UP_AUTO (0x2 << 13) // (TC) UP mode with automatic trigger on RC Compare
1399 #define AT91C_TC_WAVESEL_UPDOWN_AUTO (0x3 << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare
1400 #define AT91C_TC_CPCTRG (0x1 << 14) // (TC) RC Compare Trigger Enable
1401 #define AT91C_TC_WAVE (0x1 << 15) // (TC)
1402 #define AT91C_TC_ACPA (0x3 << 16) // (TC) RA Compare Effect on TIOA
1403 #define AT91C_TC_ACPA_NONE (0x0 << 16) // (TC) Effect: none
1404 #define AT91C_TC_ACPA_SET (0x1 << 16) // (TC) Effect: set
1405 #define AT91C_TC_ACPA_CLEAR (0x2 << 16) // (TC) Effect: clear
1406 #define AT91C_TC_ACPA_TOGGLE (0x3 << 16) // (TC) Effect: toggle
1407 #define AT91C_TC_LDRA (0x3 << 16) // (TC) RA Loading Selection
1408 #define AT91C_TC_LDRA_NONE (0x0 << 16) // (TC) Edge: None
1409 #define AT91C_TC_LDRA_RISING (0x1 << 16) // (TC) Edge: rising edge of TIOA
1410 #define AT91C_TC_LDRA_FALLING (0x2 << 16) // (TC) Edge: falling edge of TIOA
1411 #define AT91C_TC_LDRA_BOTH (0x3 << 16) // (TC) Edge: each edge of TIOA
1412 #define AT91C_TC_ACPC (0x3 << 18) // (TC) RC Compare Effect on TIOA
1413 #define AT91C_TC_ACPC_NONE (0x0 << 18) // (TC) Effect: none
1414 #define AT91C_TC_ACPC_SET (0x1 << 18) // (TC) Effect: set
1415 #define AT91C_TC_ACPC_CLEAR (0x2 << 18) // (TC) Effect: clear
1416 #define AT91C_TC_ACPC_TOGGLE (0x3 << 18) // (TC) Effect: toggle
1417 #define AT91C_TC_LDRB (0x3 << 18) // (TC) RB Loading Selection
1418 #define AT91C_TC_LDRB_NONE (0x0 << 18) // (TC) Edge: None
1419 #define AT91C_TC_LDRB_RISING (0x1 << 18) // (TC) Edge: rising edge of TIOA
1420 #define AT91C_TC_LDRB_FALLING (0x2 << 18) // (TC) Edge: falling edge of TIOA
1421 #define AT91C_TC_LDRB_BOTH (0x3 << 18) // (TC) Edge: each edge of TIOA
1422 #define AT91C_TC_AEEVT (0x3 << 20) // (TC) External Event Effect on TIOA
1423 #define AT91C_TC_AEEVT_NONE (0x0 << 20) // (TC) Effect: none
1424 #define AT91C_TC_AEEVT_SET (0x1 << 20) // (TC) Effect: set
1425 #define AT91C_TC_AEEVT_CLEAR (0x2 << 20) // (TC) Effect: clear
1426 #define AT91C_TC_AEEVT_TOGGLE (0x3 << 20) // (TC) Effect: toggle
1427 #define AT91C_TC_ASWTRG (0x3 << 22) // (TC) Software Trigger Effect on TIOA
1428 #define AT91C_TC_ASWTRG_NONE (0x0 << 22) // (TC) Effect: none
1429 #define AT91C_TC_ASWTRG_SET (0x1 << 22) // (TC) Effect: set
1430 #define AT91C_TC_ASWTRG_CLEAR (0x2 << 22) // (TC) Effect: clear
1431 #define AT91C_TC_ASWTRG_TOGGLE (0x3 << 22) // (TC) Effect: toggle
1432 #define AT91C_TC_BCPB (0x3 << 24) // (TC) RB Compare Effect on TIOB
1433 #define AT91C_TC_BCPB_NONE (0x0 << 24) // (TC) Effect: none
1434 #define AT91C_TC_BCPB_SET (0x1 << 24) // (TC) Effect: set
1435 #define AT91C_TC_BCPB_CLEAR (0x2 << 24) // (TC) Effect: clear
1436 #define AT91C_TC_BCPB_TOGGLE (0x3 << 24) // (TC) Effect: toggle
1437 #define AT91C_TC_BCPC (0x3 << 26) // (TC) RC Compare Effect on TIOB
1438 #define AT91C_TC_BCPC_NONE (0x0 << 26) // (TC) Effect: none
1439 #define AT91C_TC_BCPC_SET (0x1 << 26) // (TC) Effect: set
1440 #define AT91C_TC_BCPC_CLEAR (0x2 << 26) // (TC) Effect: clear
1441 #define AT91C_TC_BCPC_TOGGLE (0x3 << 26) // (TC) Effect: toggle
1442 #define AT91C_TC_BEEVT (0x3 << 28) // (TC) External Event Effect on TIOB
1443 #define AT91C_TC_BEEVT_NONE (0x0 << 28) // (TC) Effect: none
1444 #define AT91C_TC_BEEVT_SET (0x1 << 28) // (TC) Effect: set
1445 #define AT91C_TC_BEEVT_CLEAR (0x2 << 28) // (TC) Effect: clear
1446 #define AT91C_TC_BEEVT_TOGGLE (0x3 << 28) // (TC) Effect: toggle
1447 #define AT91C_TC_BSWTRG (0x3 << 30) // (TC) Software Trigger Effect on TIOB
1448 #define AT91C_TC_BSWTRG_NONE (0x0 << 30) // (TC) Effect: none
1449 #define AT91C_TC_BSWTRG_SET (0x1 << 30) // (TC) Effect: set
1450 #define AT91C_TC_BSWTRG_CLEAR (0x2 << 30) // (TC) Effect: clear
1451 #define AT91C_TC_BSWTRG_TOGGLE (0x3 << 30) // (TC) Effect: toggle
1452 // -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register --------
1453 #define AT91C_TC_COVFS (0x1 << 0) // (TC) Counter Overflow
1454 #define AT91C_TC_LOVRS (0x1 << 1) // (TC) Load Overrun
1455 #define AT91C_TC_CPAS (0x1 << 2) // (TC) RA Compare
1456 #define AT91C_TC_CPBS (0x1 << 3) // (TC) RB Compare
1457 #define AT91C_TC_CPCS (0x1 << 4) // (TC) RC Compare
1458 #define AT91C_TC_LDRAS (0x1 << 5) // (TC) RA Loading
1459 #define AT91C_TC_LDRBS (0x1 << 6) // (TC) RB Loading
1460 #define AT91C_TC_ETRGS (0x1 << 7) // (TC) External Trigger
1461 #define AT91C_TC_CLKSTA (0x1 << 16) // (TC) Clock Enabling
1462 #define AT91C_TC_MTIOA (0x1 << 17) // (TC) TIOA Mirror
1463 #define AT91C_TC_MTIOB (0x1 << 18) // (TC) TIOA Mirror
1464 // -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register --------
1465 // -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register --------
1466 // -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register --------
1467 
1468 // *****************************************************************************
1469 // SOFTWARE API DEFINITION FOR Timer Counter Interface
1470 // *****************************************************************************
1471 #ifndef __ASSEMBLY__
1472 typedef struct _AT91S_TCB {
1473  AT91S_TC TCB_TC0; // TC Channel 0
1474  AT91_REG Reserved0[4]; //
1475  AT91S_TC TCB_TC1; // TC Channel 1
1476  AT91_REG Reserved1[4]; //
1477  AT91S_TC TCB_TC2; // TC Channel 2
1478  AT91_REG Reserved2[4]; //
1479  AT91_REG TCB_BCR; // TC Block Control Register
1480  AT91_REG TCB_BMR; // TC Block Mode Register
1481 } AT91S_TCB, *AT91PS_TCB;
1482 #else
1483 #define TCB_BCR (AT91_CAST(AT91_REG *) 0x000000C0) // (TCB_BCR) TC Block Control Register
1484 #define TCB_BMR (AT91_CAST(AT91_REG *) 0x000000C4) // (TCB_BMR) TC Block Mode Register
1485 
1486 #endif
1487 // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register --------
1488 #define AT91C_TCB_SYNC (0x1 << 0) // (TCB) Synchro Command
1489 // -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register --------
1490 #define AT91C_TCB_TC0XC0S (0x3 << 0) // (TCB) External Clock Signal 0 Selection
1491 #define AT91C_TCB_TC0XC0S_TCLK0 (0x0) // (TCB) TCLK0 connected to XC0
1492 #define AT91C_TCB_TC0XC0S_NONE (0x1) // (TCB) None signal connected to XC0
1493 #define AT91C_TCB_TC0XC0S_TIOA1 (0x2) // (TCB) TIOA1 connected to XC0
1494 #define AT91C_TCB_TC0XC0S_TIOA2 (0x3) // (TCB) TIOA2 connected to XC0
1495 #define AT91C_TCB_TC1XC1S (0x3 << 2) // (TCB) External Clock Signal 1 Selection
1496 #define AT91C_TCB_TC1XC1S_TCLK1 (0x0 << 2) // (TCB) TCLK1 connected to XC1
1497 #define AT91C_TCB_TC1XC1S_NONE (0x1 << 2) // (TCB) None signal connected to XC1
1498 #define AT91C_TCB_TC1XC1S_TIOA0 (0x2 << 2) // (TCB) TIOA0 connected to XC1
1499 #define AT91C_TCB_TC1XC1S_TIOA2 (0x3 << 2) // (TCB) TIOA2 connected to XC1
1500 #define AT91C_TCB_TC2XC2S (0x3 << 4) // (TCB) External Clock Signal 2 Selection
1501 #define AT91C_TCB_TC2XC2S_TCLK2 (0x0 << 4) // (TCB) TCLK2 connected to XC2
1502 #define AT91C_TCB_TC2XC2S_NONE (0x1 << 4) // (TCB) None signal connected to XC2
1503 #define AT91C_TCB_TC2XC2S_TIOA0 (0x2 << 4) // (TCB) TIOA0 connected to XC2
1504 #define AT91C_TCB_TC2XC2S_TIOA1 (0x3 << 4) // (TCB) TIOA2 connected to XC2
1505 
1506 // *****************************************************************************
1507 // SOFTWARE API DEFINITION FOR PWMC Channel Interface
1508 // *****************************************************************************
1509 #ifndef __ASSEMBLY__
1510 typedef struct _AT91S_PWMC_CH {
1511  AT91_REG PWMC_CMR; // Channel Mode Register
1512  AT91_REG PWMC_CDTYR; // Channel Duty Cycle Register
1513  AT91_REG PWMC_CPRDR; // Channel Period Register
1514  AT91_REG PWMC_CCNTR; // Channel Counter Register
1515  AT91_REG PWMC_CUPDR; // Channel Update Register
1516  AT91_REG PWMC_Reserved[3]; // Reserved
1517 } AT91S_PWMC_CH, *AT91PS_PWMC_CH;
1518 #else
1519 #define PWMC_CMR (AT91_CAST(AT91_REG *) 0x00000000) // (PWMC_CMR) Channel Mode Register
1520 #define PWMC_CDTYR (AT91_CAST(AT91_REG *) 0x00000004) // (PWMC_CDTYR) Channel Duty Cycle Register
1521 #define PWMC_CPRDR (AT91_CAST(AT91_REG *) 0x00000008) // (PWMC_CPRDR) Channel Period Register
1522 #define PWMC_CCNTR (AT91_CAST(AT91_REG *) 0x0000000C) // (PWMC_CCNTR) Channel Counter Register
1523 #define PWMC_CUPDR (AT91_CAST(AT91_REG *) 0x00000010) // (PWMC_CUPDR) Channel Update Register
1524 #define Reserved (AT91_CAST(AT91_REG *) 0x00000014) // (Reserved) Reserved
1525 
1526 #endif
1527 // -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register --------
1528 #define AT91C_PWMC_CPRE (0xF << 0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx
1529 #define AT91C_PWMC_CPRE_MCK (0x0) // (PWMC_CH)
1530 #define AT91C_PWMC_CPRE_MCKA (0xB) // (PWMC_CH)
1531 #define AT91C_PWMC_CPRE_MCKB (0xC) // (PWMC_CH)
1532 #define AT91C_PWMC_CALG (0x1 << 8) // (PWMC_CH) Channel Alignment
1533 #define AT91C_PWMC_CPOL (0x1 << 9) // (PWMC_CH) Channel Polarity
1534 #define AT91C_PWMC_CPD (0x1 << 10) // (PWMC_CH) Channel Update Period
1535 // -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register --------
1536 #define AT91C_PWMC_CDTY (0x0 << 0) // (PWMC_CH) Channel Duty Cycle
1537 // -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register --------
1538 #define AT91C_PWMC_CPRD (0x0 << 0) // (PWMC_CH) Channel Period
1539 // -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register --------
1540 #define AT91C_PWMC_CCNT (0x0 << 0) // (PWMC_CH) Channel Counter
1541 // -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register --------
1542 #define AT91C_PWMC_CUPD (0x0 << 0) // (PWMC_CH) Channel Update
1543 
1544 // *****************************************************************************
1545 // SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller Interface
1546 // *****************************************************************************
1547 #ifndef __ASSEMBLY__
1548 typedef struct _AT91S_PWMC {
1549  AT91_REG PWMC_MR; // PWMC Mode Register
1550  AT91_REG PWMC_ENA; // PWMC Enable Register
1551  AT91_REG PWMC_DIS; // PWMC Disable Register
1552  AT91_REG PWMC_SR; // PWMC Status Register
1553  AT91_REG PWMC_IER; // PWMC Interrupt Enable Register
1554  AT91_REG PWMC_IDR; // PWMC Interrupt Disable Register
1555  AT91_REG PWMC_IMR; // PWMC Interrupt Mask Register
1556  AT91_REG PWMC_ISR; // PWMC Interrupt Status Register
1557  AT91_REG Reserved0[55]; //
1558  AT91_REG PWMC_VR; // PWMC Version Register
1559  AT91_REG Reserved1[64]; //
1560  AT91S_PWMC_CH PWMC_CH[4]; // PWMC Channel
1561 } AT91S_PWMC, *AT91PS_PWMC;
1562 #else
1563 #define PWMC_MR (AT91_CAST(AT91_REG *) 0x00000000) // (PWMC_MR) PWMC Mode Register
1564 #define PWMC_ENA (AT91_CAST(AT91_REG *) 0x00000004) // (PWMC_ENA) PWMC Enable Register
1565 #define PWMC_DIS (AT91_CAST(AT91_REG *) 0x00000008) // (PWMC_DIS) PWMC Disable Register
1566 #define PWMC_SR (AT91_CAST(AT91_REG *) 0x0000000C) // (PWMC_SR) PWMC Status Register
1567 #define PWMC_IER (AT91_CAST(AT91_REG *) 0x00000010) // (PWMC_IER) PWMC Interrupt Enable Register
1568 #define PWMC_IDR (AT91_CAST(AT91_REG *) 0x00000014) // (PWMC_IDR) PWMC Interrupt Disable Register
1569 #define PWMC_IMR (AT91_CAST(AT91_REG *) 0x00000018) // (PWMC_IMR) PWMC Interrupt Mask Register
1570 #define PWMC_ISR (AT91_CAST(AT91_REG *) 0x0000001C) // (PWMC_ISR) PWMC Interrupt Status Register
1571 #define PWMC_VR (AT91_CAST(AT91_REG *) 0x000000FC) // (PWMC_VR) PWMC Version Register
1572 
1573 #endif
1574 // -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register --------
1575 #define AT91C_PWMC_DIVA (0xFF << 0) // (PWMC) CLKA divide factor.
1576 #define AT91C_PWMC_PREA (0xF << 8) // (PWMC) Divider Input Clock Prescaler A
1577 #define AT91C_PWMC_PREA_MCK (0x0 << 8) // (PWMC)
1578 #define AT91C_PWMC_DIVB (0xFF << 16) // (PWMC) CLKB divide factor.
1579 #define AT91C_PWMC_PREB (0xF << 24) // (PWMC) Divider Input Clock Prescaler B
1580 #define AT91C_PWMC_PREB_MCK (0x0 << 24) // (PWMC)
1581 // -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register --------
1582 #define AT91C_PWMC_CHID0 (0x1 << 0) // (PWMC) Channel ID 0
1583 #define AT91C_PWMC_CHID1 (0x1 << 1) // (PWMC) Channel ID 1
1584 #define AT91C_PWMC_CHID2 (0x1 << 2) // (PWMC) Channel ID 2
1585 #define AT91C_PWMC_CHID3 (0x1 << 3) // (PWMC) Channel ID 3
1586 // -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register --------
1587 // -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register --------
1588 // -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register --------
1589 // -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register --------
1590 // -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register --------
1591 // -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register --------
1592 
1593 // *****************************************************************************
1594 // SOFTWARE API DEFINITION FOR USB Device Interface
1595 // *****************************************************************************
1596 #ifndef __ASSEMBLY__
1597 typedef struct _AT91S_UDP {
1598  AT91_REG UDP_NUM; // Frame Number Register
1599  AT91_REG UDP_GLBSTATE; // Global State Register
1600  AT91_REG UDP_FADDR; // Function Address Register
1601  AT91_REG Reserved0[1]; //
1602  AT91_REG UDP_IER; // Interrupt Enable Register
1603  AT91_REG UDP_IDR; // Interrupt Disable Register
1604  AT91_REG UDP_IMR; // Interrupt Mask Register
1605  AT91_REG UDP_ISR; // Interrupt Status Register
1606  AT91_REG UDP_ICR; // Interrupt Clear Register
1607  AT91_REG Reserved1[1]; //
1608  AT91_REG UDP_RSTEP; // Reset Endpoint Register
1609  AT91_REG Reserved2[1]; //
1610  AT91_REG UDP_CSR[4]; // Endpoint Control and Status Register
1611  AT91_REG Reserved3[4]; //
1612  AT91_REG UDP_FDR[4]; // Endpoint FIFO Data Register
1613  AT91_REG Reserved4[5]; //
1614  AT91_REG UDP_TXVC; // Transceiver Control Register
1615 } AT91S_UDP, *AT91PS_UDP;
1616 #else
1617 #define UDP_FRM_NUM (AT91_CAST(AT91_REG *) 0x00000000) // (UDP_FRM_NUM) Frame Number Register
1618 #define UDP_GLBSTATE (AT91_CAST(AT91_REG *) 0x00000004) // (UDP_GLBSTATE) Global State Register
1619 #define UDP_FADDR (AT91_CAST(AT91_REG *) 0x00000008) // (UDP_FADDR) Function Address Register
1620 #define UDP_IER (AT91_CAST(AT91_REG *) 0x00000010) // (UDP_IER) Interrupt Enable Register
1621 #define UDP_IDR (AT91_CAST(AT91_REG *) 0x00000014) // (UDP_IDR) Interrupt Disable Register
1622 #define UDP_IMR (AT91_CAST(AT91_REG *) 0x00000018) // (UDP_IMR) Interrupt Mask Register
1623 #define UDP_ISR (AT91_CAST(AT91_REG *) 0x0000001C) // (UDP_ISR) Interrupt Status Register
1624 #define UDP_ICR (AT91_CAST(AT91_REG *) 0x00000020) // (UDP_ICR) Interrupt Clear Register
1625 #define UDP_RSTEP (AT91_CAST(AT91_REG *) 0x00000028) // (UDP_RSTEP) Reset Endpoint Register
1626 #define UDP_CSR (AT91_CAST(AT91_REG *) 0x00000030) // (UDP_CSR) Endpoint Control and Status Register
1627 #define UDP_FDR (AT91_CAST(AT91_REG *) 0x00000050) // (UDP_FDR) Endpoint FIFO Data Register
1628 #define UDP_TXVC (AT91_CAST(AT91_REG *) 0x00000074) // (UDP_TXVC) Transceiver Control Register
1629 
1630 #endif
1631 // -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register --------
1632 #define AT91C_UDP_FRM_NUM (0x7FF << 0) // (UDP) Frame Number as Defined in the Packet Field Formats
1633 #define AT91C_UDP_FRM_ERR (0x1 << 16) // (UDP) Frame Error
1634 #define AT91C_UDP_FRM_OK (0x1 << 17) // (UDP) Frame OK
1635 // -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register --------
1636 #define AT91C_UDP_FADDEN (0x1 << 0) // (UDP) Function Address Enable
1637 #define AT91C_UDP_CONFG (0x1 << 1) // (UDP) Configured
1638 #define AT91C_UDP_ESR (0x1 << 2) // (UDP) Enable Send Resume
1639 #define AT91C_UDP_RSMINPR (0x1 << 3) // (UDP) A Resume Has Been Sent to the Host
1640 #define AT91C_UDP_RMWUPE (0x1 << 4) // (UDP) Remote Wake Up Enable
1641 // -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register --------
1642 #define AT91C_UDP_FADD (0xFF << 0) // (UDP) Function Address Value
1643 #define AT91C_UDP_FEN (0x1 << 8) // (UDP) Function Enable
1644 // -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register --------
1645 #define AT91C_UDP_EPINT0 (0x1 << 0) // (UDP) Endpoint 0 Interrupt
1646 #define AT91C_UDP_EPINT1 (0x1 << 1) // (UDP) Endpoint 0 Interrupt
1647 #define AT91C_UDP_EPINT2 (0x1 << 2) // (UDP) Endpoint 2 Interrupt
1648 #define AT91C_UDP_EPINT3 (0x1 << 3) // (UDP) Endpoint 3 Interrupt
1649 #define AT91C_UDP_RXSUSP (0x1 << 8) // (UDP) USB Suspend Interrupt
1650 #define AT91C_UDP_RXRSM (0x1 << 9) // (UDP) USB Resume Interrupt
1651 #define AT91C_UDP_EXTRSM (0x1 << 10) // (UDP) USB External Resume Interrupt
1652 #define AT91C_UDP_SOFINT (0x1 << 11) // (UDP) USB Start Of frame Interrupt
1653 #define AT91C_UDP_WAKEUP (0x1 << 13) // (UDP) USB Resume Interrupt
1654 // -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register --------
1655 // -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register --------
1656 // -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register --------
1657 #define AT91C_UDP_ENDBUSRES (0x1 << 12) // (UDP) USB End Of Bus Reset Interrupt
1658 // -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register --------
1659 // -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register --------
1660 #define AT91C_UDP_EP0 (0x1 << 0) // (UDP) Reset Endpoint 0
1661 #define AT91C_UDP_EP1 (0x1 << 1) // (UDP) Reset Endpoint 1
1662 #define AT91C_UDP_EP2 (0x1 << 2) // (UDP) Reset Endpoint 2
1663 #define AT91C_UDP_EP3 (0x1 << 3) // (UDP) Reset Endpoint 3
1664 // -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register --------
1665 #define AT91C_UDP_TXCOMP (0x1 << 0) // (UDP) Generates an IN packet with data previously written in the DPR
1666 #define AT91C_UDP_RX_DATA_BK0 (0x1 << 1) // (UDP) Receive Data Bank 0
1667 #define AT91C_UDP_RXSETUP (0x1 << 2) // (UDP) Sends STALL to the Host (Control endpoints)
1668 #define AT91C_UDP_ISOERROR (0x1 << 3) // (UDP) Isochronous error (Isochronous endpoints)
1669 #define AT91C_UDP_STALLSENT (0x1 << 3) // (UDP) Stall sent (Control, bulk, interrupt endpoints)
1670 #define AT91C_UDP_TXPKTRDY (0x1 << 4) // (UDP) Transmit Packet Ready
1671 #define AT91C_UDP_FORCESTALL (0x1 << 5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).
1672 #define AT91C_UDP_RX_DATA_BK1 (0x1 << 6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).
1673 #define AT91C_UDP_DIR (0x1 << 7) // (UDP) Transfer Direction
1674 #define AT91C_UDP_EPTYPE (0x7 << 8) // (UDP) Endpoint type
1675 #define AT91C_UDP_EPTYPE_CTRL (0x0 << 8) // (UDP) Control
1676 #define AT91C_UDP_EPTYPE_ISO_OUT (0x1 << 8) // (UDP) Isochronous OUT
1677 #define AT91C_UDP_EPTYPE_BULK_OUT (0x2 << 8) // (UDP) Bulk OUT
1678 #define AT91C_UDP_EPTYPE_INT_OUT (0x3 << 8) // (UDP) Interrupt OUT
1679 #define AT91C_UDP_EPTYPE_ISO_IN (0x5 << 8) // (UDP) Isochronous IN
1680 #define AT91C_UDP_EPTYPE_BULK_IN (0x6 << 8) // (UDP) Bulk IN
1681 #define AT91C_UDP_EPTYPE_INT_IN (0x7 << 8) // (UDP) Interrupt IN
1682 #define AT91C_UDP_DTGLE (0x1 << 11) // (UDP) Data Toggle
1683 #define AT91C_UDP_EPEDS (0x1 << 15) // (UDP) Endpoint Enable Disable
1684 #define AT91C_UDP_RXBYTECNT (0x7FF << 16) // (UDP) Number Of Bytes Available in the FIFO
1685 // -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register --------
1686 #define AT91C_UDP_TXVDIS (0x1 << 8) // (UDP)
1687 
1688 // *****************************************************************************
1689 // REGISTER ADDRESS DEFINITION FOR AT91SAM7S256
1690 // *****************************************************************************
1691 // ========== Register definition for SYS peripheral ==========
1692 // ========== Register definition for AIC peripheral ==========
1693 #define AT91C_AIC_IVR (AT91_CAST(AT91_REG *) 0xFFFFF100) // (AIC) IRQ Vector Register
1694 #define AT91C_AIC_SMR (AT91_CAST(AT91_REG *) 0xFFFFF000) // (AIC) Source Mode Register
1695 #define AT91C_AIC_FVR (AT91_CAST(AT91_REG *) 0xFFFFF104) // (AIC) FIQ Vector Register
1696 #define AT91C_AIC_DCR (AT91_CAST(AT91_REG *) 0xFFFFF138) // (AIC) Debug Control Register (Protect)
1697 #define AT91C_AIC_EOICR (AT91_CAST(AT91_REG *) 0xFFFFF130) // (AIC) End of Interrupt Command Register
1698 #define AT91C_AIC_SVR (AT91_CAST(AT91_REG *) 0xFFFFF080) // (AIC) Source Vector Register
1699 #define AT91C_AIC_FFSR (AT91_CAST(AT91_REG *) 0xFFFFF148) // (AIC) Fast Forcing Status Register
1700 #define AT91C_AIC_ICCR (AT91_CAST(AT91_REG *) 0xFFFFF128) // (AIC) Interrupt Clear Command Register
1701 #define AT91C_AIC_ISR (AT91_CAST(AT91_REG *) 0xFFFFF108) // (AIC) Interrupt Status Register
1702 #define AT91C_AIC_IMR (AT91_CAST(AT91_REG *) 0xFFFFF110) // (AIC) Interrupt Mask Register
1703 #define AT91C_AIC_IPR (AT91_CAST(AT91_REG *) 0xFFFFF10C) // (AIC) Interrupt Pending Register
1704 #define AT91C_AIC_FFER (AT91_CAST(AT91_REG *) 0xFFFFF140) // (AIC) Fast Forcing Enable Register
1705 #define AT91C_AIC_IECR (AT91_CAST(AT91_REG *) 0xFFFFF120) // (AIC) Interrupt Enable Command Register
1706 #define AT91C_AIC_ISCR (AT91_CAST(AT91_REG *) 0xFFFFF12C) // (AIC) Interrupt Set Command Register
1707 #define AT91C_AIC_FFDR (AT91_CAST(AT91_REG *) 0xFFFFF144) // (AIC) Fast Forcing Disable Register
1708 #define AT91C_AIC_CISR (AT91_CAST(AT91_REG *) 0xFFFFF114) // (AIC) Core Interrupt Status Register
1709 #define AT91C_AIC_IDCR (AT91_CAST(AT91_REG *) 0xFFFFF124) // (AIC) Interrupt Disable Command Register
1710 #define AT91C_AIC_SPU (AT91_CAST(AT91_REG *) 0xFFFFF134) // (AIC) Spurious Vector Register
1711 // ========== Register definition for PDC_DBGU peripheral ==========
1712 #define AT91C_DBGU_TCR (AT91_CAST(AT91_REG *) 0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register
1713 #define AT91C_DBGU_RNPR (AT91_CAST(AT91_REG *) 0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register
1714 #define AT91C_DBGU_TNPR (AT91_CAST(AT91_REG *) 0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register
1715 #define AT91C_DBGU_TPR (AT91_CAST(AT91_REG *) 0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register
1716 #define AT91C_DBGU_RPR (AT91_CAST(AT91_REG *) 0xFFFFF300) // (PDC_DBGU) Receive Pointer Register
1717 #define AT91C_DBGU_RCR (AT91_CAST(AT91_REG *) 0xFFFFF304) // (PDC_DBGU) Receive Counter Register
1718 #define AT91C_DBGU_RNCR (AT91_CAST(AT91_REG *) 0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register
1719 #define AT91C_DBGU_PTCR (AT91_CAST(AT91_REG *) 0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register
1720 #define AT91C_DBGU_PTSR (AT91_CAST(AT91_REG *) 0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register
1721 #define AT91C_DBGU_TNCR (AT91_CAST(AT91_REG *) 0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register
1722 // ========== Register definition for DBGU peripheral ==========
1723 #define AT91C_DBGU_EXID (AT91_CAST(AT91_REG *) 0xFFFFF244) // (DBGU) Chip ID Extension Register
1724 #define AT91C_DBGU_BRGR (AT91_CAST(AT91_REG *) 0xFFFFF220) // (DBGU) Baud Rate Generator Register
1725 #define AT91C_DBGU_IDR (AT91_CAST(AT91_REG *) 0xFFFFF20C) // (DBGU) Interrupt Disable Register
1726 #define AT91C_DBGU_CSR (AT91_CAST(AT91_REG *) 0xFFFFF214) // (DBGU) Channel Status Register
1727 #define AT91C_DBGU_CIDR (AT91_CAST(AT91_REG *) 0xFFFFF240) // (DBGU) Chip ID Register
1728 #define AT91C_DBGU_MR (AT91_CAST(AT91_REG *) 0xFFFFF204) // (DBGU) Mode Register
1729 #define AT91C_DBGU_IMR (AT91_CAST(AT91_REG *) 0xFFFFF210) // (DBGU) Interrupt Mask Register
1730 #define AT91C_DBGU_CR (AT91_CAST(AT91_REG *) 0xFFFFF200) // (DBGU) Control Register
1731 #define AT91C_DBGU_FNTR (AT91_CAST(AT91_REG *) 0xFFFFF248) // (DBGU) Force NTRST Register
1732 #define AT91C_DBGU_THR (AT91_CAST(AT91_REG *) 0xFFFFF21C) // (DBGU) Transmitter Holding Register
1733 #define AT91C_DBGU_RHR (AT91_CAST(AT91_REG *) 0xFFFFF218) // (DBGU) Receiver Holding Register
1734 #define AT91C_DBGU_IER (AT91_CAST(AT91_REG *) 0xFFFFF208) // (DBGU) Interrupt Enable Register
1735 // ========== Register definition for PIOA peripheral ==========
1736 #define AT91C_PIOA_ODR (AT91_CAST(AT91_REG *) 0xFFFFF414) // (PIOA) Output Disable Registerr
1737 #define AT91C_PIOA_SODR (AT91_CAST(AT91_REG *) 0xFFFFF430) // (PIOA) Set Output Data Register
1738 #define AT91C_PIOA_ISR (AT91_CAST(AT91_REG *) 0xFFFFF44C) // (PIOA) Interrupt Status Register
1739 #define AT91C_PIOA_ABSR (AT91_CAST(AT91_REG *) 0xFFFFF478) // (PIOA) AB Select Status Register
1740 #define AT91C_PIOA_IER (AT91_CAST(AT91_REG *) 0xFFFFF440) // (PIOA) Interrupt Enable Register
1741 #define AT91C_PIOA_PPUDR (AT91_CAST(AT91_REG *) 0xFFFFF460) // (PIOA) Pull-up Disable Register
1742 #define AT91C_PIOA_IMR (AT91_CAST(AT91_REG *) 0xFFFFF448) // (PIOA) Interrupt Mask Register
1743 #define AT91C_PIOA_PER (AT91_CAST(AT91_REG *) 0xFFFFF400) // (PIOA) PIO Enable Register
1744 #define AT91C_PIOA_IFDR (AT91_CAST(AT91_REG *) 0xFFFFF424) // (PIOA) Input Filter Disable Register
1745 #define AT91C_PIOA_OWDR (AT91_CAST(AT91_REG *) 0xFFFFF4A4) // (PIOA) Output Write Disable Register
1746 #define AT91C_PIOA_MDSR (AT91_CAST(AT91_REG *) 0xFFFFF458) // (PIOA) Multi-driver Status Register
1747 #define AT91C_PIOA_IDR (AT91_CAST(AT91_REG *) 0xFFFFF444) // (PIOA) Interrupt Disable Register
1748 #define AT91C_PIOA_ODSR (AT91_CAST(AT91_REG *) 0xFFFFF438) // (PIOA) Output Data Status Register
1749 #define AT91C_PIOA_PPUSR (AT91_CAST(AT91_REG *) 0xFFFFF468) // (PIOA) Pull-up Status Register
1750 #define AT91C_PIOA_OWSR (AT91_CAST(AT91_REG *) 0xFFFFF4A8) // (PIOA) Output Write Status Register
1751 #define AT91C_PIOA_BSR (AT91_CAST(AT91_REG *) 0xFFFFF474) // (PIOA) Select B Register
1752 #define AT91C_PIOA_OWER (AT91_CAST(AT91_REG *) 0xFFFFF4A0) // (PIOA) Output Write Enable Register
1753 #define AT91C_PIOA_IFER (AT91_CAST(AT91_REG *) 0xFFFFF420) // (PIOA) Input Filter Enable Register
1754 #define AT91C_PIOA_PDSR (AT91_CAST(AT91_REG *) 0xFFFFF43C) // (PIOA) Pin Data Status Register
1755 #define AT91C_PIOA_PPUER (AT91_CAST(AT91_REG *) 0xFFFFF464) // (PIOA) Pull-up Enable Register
1756 #define AT91C_PIOA_OSR (AT91_CAST(AT91_REG *) 0xFFFFF418) // (PIOA) Output Status Register
1757 #define AT91C_PIOA_ASR (AT91_CAST(AT91_REG *) 0xFFFFF470) // (PIOA) Select A Register
1758 #define AT91C_PIOA_MDDR (AT91_CAST(AT91_REG *) 0xFFFFF454) // (PIOA) Multi-driver Disable Register
1759 #define AT91C_PIOA_CODR (AT91_CAST(AT91_REG *) 0xFFFFF434) // (PIOA) Clear Output Data Register
1760 #define AT91C_PIOA_MDER (AT91_CAST(AT91_REG *) 0xFFFFF450) // (PIOA) Multi-driver Enable Register
1761 #define AT91C_PIOA_PDR (AT91_CAST(AT91_REG *) 0xFFFFF404) // (PIOA) PIO Disable Register
1762 #define AT91C_PIOA_IFSR (AT91_CAST(AT91_REG *) 0xFFFFF428) // (PIOA) Input Filter Status Register
1763 #define AT91C_PIOA_OER (AT91_CAST(AT91_REG *) 0xFFFFF410) // (PIOA) Output Enable Register
1764 #define AT91C_PIOA_PSR (AT91_CAST(AT91_REG *) 0xFFFFF408) // (PIOA) PIO Status Register
1765 // ========== Register definition for CKGR peripheral ==========
1766 #define AT91C_CKGR_MOR (AT91_CAST(AT91_REG *) 0xFFFFFC20) // (CKGR) Main Oscillator Register
1767 #define AT91C_CKGR_PLLR (AT91_CAST(AT91_REG *) 0xFFFFFC2C) // (CKGR) PLL Register
1768 #define AT91C_CKGR_MCFR (AT91_CAST(AT91_REG *) 0xFFFFFC24) // (CKGR) Main Clock Frequency Register
1769 // ========== Register definition for PMC peripheral ==========
1770 #define AT91C_PMC_IDR (AT91_CAST(AT91_REG *) 0xFFFFFC64) // (PMC) Interrupt Disable Register
1771 #define AT91C_PMC_MOR (AT91_CAST(AT91_REG *) 0xFFFFFC20) // (PMC) Main Oscillator Register
1772 #define AT91C_PMC_PLLR (AT91_CAST(AT91_REG *) 0xFFFFFC2C) // (PMC) PLL Register
1773 #define AT91C_PMC_PCER (AT91_CAST(AT91_REG *) 0xFFFFFC10) // (PMC) Peripheral Clock Enable Register
1774 #define AT91C_PMC_PCKR (AT91_CAST(AT91_REG *) 0xFFFFFC40) // (PMC) Programmable Clock Register
1775 #define AT91C_PMC_MCKR (AT91_CAST(AT91_REG *) 0xFFFFFC30) // (PMC) Master Clock Register
1776 #define AT91C_PMC_SCDR (AT91_CAST(AT91_REG *) 0xFFFFFC04) // (PMC) System Clock Disable Register
1777 #define AT91C_PMC_PCDR (AT91_CAST(AT91_REG *) 0xFFFFFC14) // (PMC) Peripheral Clock Disable Register
1778 #define AT91C_PMC_SCSR (AT91_CAST(AT91_REG *) 0xFFFFFC08) // (PMC) System Clock Status Register
1779 #define AT91C_PMC_PCSR (AT91_CAST(AT91_REG *) 0xFFFFFC18) // (PMC) Peripheral Clock Status Register
1780 #define AT91C_PMC_MCFR (AT91_CAST(AT91_REG *) 0xFFFFFC24) // (PMC) Main Clock Frequency Register
1781 #define AT91C_PMC_SCER (AT91_CAST(AT91_REG *) 0xFFFFFC00) // (PMC) System Clock Enable Register
1782 #define AT91C_PMC_IMR (AT91_CAST(AT91_REG *) 0xFFFFFC6C) // (PMC) Interrupt Mask Register
1783 #define AT91C_PMC_IER (AT91_CAST(AT91_REG *) 0xFFFFFC60) // (PMC) Interrupt Enable Register
1784 #define AT91C_PMC_SR (AT91_CAST(AT91_REG *) 0xFFFFFC68) // (PMC) Status Register
1785 // ========== Register definition for RSTC peripheral ==========
1786 #define AT91C_RSTC_RCR (AT91_CAST(AT91_REG *) 0xFFFFFD00) // (RSTC) Reset Control Register
1787 #define AT91C_RSTC_RMR (AT91_CAST(AT91_REG *) 0xFFFFFD08) // (RSTC) Reset Mode Register
1788 #define AT91C_RSTC_RSR (AT91_CAST(AT91_REG *) 0xFFFFFD04) // (RSTC) Reset Status Register
1789 // ========== Register definition for RTTC peripheral ==========
1790 #define AT91C_RTTC_RTSR (AT91_CAST(AT91_REG *) 0xFFFFFD2C) // (RTTC) Real-time Status Register
1791 #define AT91C_RTTC_RTMR (AT91_CAST(AT91_REG *) 0xFFFFFD20) // (RTTC) Real-time Mode Register
1792 #define AT91C_RTTC_RTVR (AT91_CAST(AT91_REG *) 0xFFFFFD28) // (RTTC) Real-time Value Register
1793 #define AT91C_RTTC_RTAR (AT91_CAST(AT91_REG *) 0xFFFFFD24) // (RTTC) Real-time Alarm Register
1794 // ========== Register definition for PITC peripheral ==========
1795 #define AT91C_PITC_PIVR (AT91_CAST(AT91_REG *) 0xFFFFFD38) // (PITC) Period Interval Value Register
1796 #define AT91C_PITC_PISR (AT91_CAST(AT91_REG *) 0xFFFFFD34) // (PITC) Period Interval Status Register
1797 #define AT91C_PITC_PIIR (AT91_CAST(AT91_REG *) 0xFFFFFD3C) // (PITC) Period Interval Image Register
1798 #define AT91C_PITC_PIMR (AT91_CAST(AT91_REG *) 0xFFFFFD30) // (PITC) Period Interval Mode Register
1799 // ========== Register definition for WDTC peripheral ==========
1800 #define AT91C_WDTC_WDCR (AT91_CAST(AT91_REG *) 0xFFFFFD40) // (WDTC) Watchdog Control Register
1801 #define AT91C_WDTC_WDSR (AT91_CAST(AT91_REG *) 0xFFFFFD48) // (WDTC) Watchdog Status Register
1802 #define AT91C_WDTC_WDMR (AT91_CAST(AT91_REG *) 0xFFFFFD44) // (WDTC) Watchdog Mode Register
1803 // ========== Register definition for VREG peripheral ==========
1804 #define AT91C_VREG_MR (AT91_CAST(AT91_REG *) 0xFFFFFD60) // (VREG) Voltage Regulator Mode Register
1805 // ========== Register definition for MC peripheral ==========
1806 #define AT91C_MC_ASR (AT91_CAST(AT91_REG *) 0xFFFFFF04) // (MC) MC Abort Status Register
1807 #define AT91C_MC_RCR (AT91_CAST(AT91_REG *) 0xFFFFFF00) // (MC) MC Remap Control Register
1808 #define AT91C_MC_FCR (AT91_CAST(AT91_REG *) 0xFFFFFF64) // (MC) MC Flash Command Register
1809 #define AT91C_MC_AASR (AT91_CAST(AT91_REG *) 0xFFFFFF08) // (MC) MC Abort Address Status Register
1810 #define AT91C_MC_FSR (AT91_CAST(AT91_REG *) 0xFFFFFF68) // (MC) MC Flash Status Register
1811 #define AT91C_MC_FMR (AT91_CAST(AT91_REG *) 0xFFFFFF60) // (MC) MC Flash Mode Register
1812 // ========== Register definition for PDC_SPI peripheral ==========
1813 #define AT91C_SPI_PTCR (AT91_CAST(AT91_REG *) 0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register
1814 #define AT91C_SPI_TPR (AT91_CAST(AT91_REG *) 0xFFFE0108) // (PDC_SPI) Transmit Pointer Register
1815 #define AT91C_SPI_TCR (AT91_CAST(AT91_REG *) 0xFFFE010C) // (PDC_SPI) Transmit Counter Register
1816 #define AT91C_SPI_RCR (AT91_CAST(AT91_REG *) 0xFFFE0104) // (PDC_SPI) Receive Counter Register
1817 #define AT91C_SPI_PTSR (AT91_CAST(AT91_REG *) 0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register
1818 #define AT91C_SPI_RNPR (AT91_CAST(AT91_REG *) 0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register
1819 #define AT91C_SPI_RPR (AT91_CAST(AT91_REG *) 0xFFFE0100) // (PDC_SPI) Receive Pointer Register
1820 #define AT91C_SPI_TNCR (AT91_CAST(AT91_REG *) 0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register
1821 #define AT91C_SPI_RNCR (AT91_CAST(AT91_REG *) 0xFFFE0114) // (PDC_SPI) Receive Next Counter Register
1822 #define AT91C_SPI_TNPR (AT91_CAST(AT91_REG *) 0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register
1823 // ========== Register definition for SPI peripheral ==========
1824 #define AT91C_SPI_IER (AT91_CAST(AT91_REG *) 0xFFFE0014) // (SPI) Interrupt Enable Register
1825 #define AT91C_SPI_SR (AT91_CAST(AT91_REG *) 0xFFFE0010) // (SPI) Status Register
1826 #define AT91C_SPI_IDR (AT91_CAST(AT91_REG *) 0xFFFE0018) // (SPI) Interrupt Disable Register
1827 #define AT91C_SPI_CR (AT91_CAST(AT91_REG *) 0xFFFE0000) // (SPI) Control Register
1828 #define AT91C_SPI_MR (AT91_CAST(AT91_REG *) 0xFFFE0004) // (SPI) Mode Register
1829 #define AT91C_SPI_IMR (AT91_CAST(AT91_REG *) 0xFFFE001C) // (SPI) Interrupt Mask Register
1830 #define AT91C_SPI_TDR (AT91_CAST(AT91_REG *) 0xFFFE000C) // (SPI) Transmit Data Register
1831 #define AT91C_SPI_RDR (AT91_CAST(AT91_REG *) 0xFFFE0008) // (SPI) Receive Data Register
1832 #define AT91C_SPI_CSR (AT91_CAST(AT91_REG *) 0xFFFE0030) // (SPI) Chip Select Register
1833 // ========== Register definition for PDC_ADC peripheral ==========
1834 #define AT91C_ADC_PTSR (AT91_CAST(AT91_REG *) 0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register
1835 #define AT91C_ADC_PTCR (AT91_CAST(AT91_REG *) 0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register
1836 #define AT91C_ADC_TNPR (AT91_CAST(AT91_REG *) 0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register
1837 #define AT91C_ADC_TNCR (AT91_CAST(AT91_REG *) 0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register
1838 #define AT91C_ADC_RNPR (AT91_CAST(AT91_REG *) 0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register
1839 #define AT91C_ADC_RNCR (AT91_CAST(AT91_REG *) 0xFFFD8114) // (PDC_ADC) Receive Next Counter Register
1840 #define AT91C_ADC_RPR (AT91_CAST(AT91_REG *) 0xFFFD8100) // (PDC_ADC) Receive Pointer Register
1841 #define AT91C_ADC_TCR (AT91_CAST(AT91_REG *) 0xFFFD810C) // (PDC_ADC) Transmit Counter Register
1842 #define AT91C_ADC_TPR (AT91_CAST(AT91_REG *) 0xFFFD8108) // (PDC_ADC) Transmit Pointer Register
1843 #define AT91C_ADC_RCR (AT91_CAST(AT91_REG *) 0xFFFD8104) // (PDC_ADC) Receive Counter Register
1844 // ========== Register definition for ADC peripheral ==========
1845 #define AT91C_ADC_CDR2 (AT91_CAST(AT91_REG *) 0xFFFD8038) // (ADC) ADC Channel Data Register 2
1846 #define AT91C_ADC_CDR3 (AT91_CAST(AT91_REG *) 0xFFFD803C) // (ADC) ADC Channel Data Register 3
1847 #define AT91C_ADC_CDR0 (AT91_CAST(AT91_REG *) 0xFFFD8030) // (ADC) ADC Channel Data Register 0
1848 #define AT91C_ADC_CDR5 (AT91_CAST(AT91_REG *) 0xFFFD8044) // (ADC) ADC Channel Data Register 5
1849 #define AT91C_ADC_CHDR (AT91_CAST(AT91_REG *) 0xFFFD8014) // (ADC) ADC Channel Disable Register
1850 #define AT91C_ADC_SR (AT91_CAST(AT91_REG *) 0xFFFD801C) // (ADC) ADC Status Register
1851 #define AT91C_ADC_CDR4 (AT91_CAST(AT91_REG *) 0xFFFD8040) // (ADC) ADC Channel Data Register 4
1852 #define AT91C_ADC_CDR1 (AT91_CAST(AT91_REG *) 0xFFFD8034) // (ADC) ADC Channel Data Register 1
1853 #define AT91C_ADC_LCDR (AT91_CAST(AT91_REG *) 0xFFFD8020) // (ADC) ADC Last Converted Data Register
1854 #define AT91C_ADC_IDR (AT91_CAST(AT91_REG *) 0xFFFD8028) // (ADC) ADC Interrupt Disable Register
1855 #define AT91C_ADC_CR (AT91_CAST(AT91_REG *) 0xFFFD8000) // (ADC) ADC Control Register
1856 #define AT91C_ADC_CDR7 (AT91_CAST(AT91_REG *) 0xFFFD804C) // (ADC) ADC Channel Data Register 7
1857 #define AT91C_ADC_CDR6 (AT91_CAST(AT91_REG *) 0xFFFD8048) // (ADC) ADC Channel Data Register 6
1858 #define AT91C_ADC_IER (AT91_CAST(AT91_REG *) 0xFFFD8024) // (ADC) ADC Interrupt Enable Register
1859 #define AT91C_ADC_CHER (AT91_CAST(AT91_REG *) 0xFFFD8010) // (ADC) ADC Channel Enable Register
1860 #define AT91C_ADC_CHSR (AT91_CAST(AT91_REG *) 0xFFFD8018) // (ADC) ADC Channel Status Register
1861 #define AT91C_ADC_MR (AT91_CAST(AT91_REG *) 0xFFFD8004) // (ADC) ADC Mode Register
1862 #define AT91C_ADC_IMR (AT91_CAST(AT91_REG *) 0xFFFD802C) // (ADC) ADC Interrupt Mask Register
1863 // ========== Register definition for PDC_SSC peripheral ==========
1864 #define AT91C_SSC_TNCR (AT91_CAST(AT91_REG *) 0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register
1865 #define AT91C_SSC_RPR (AT91_CAST(AT91_REG *) 0xFFFD4100) // (PDC_SSC) Receive Pointer Register
1866 #define AT91C_SSC_RNCR (AT91_CAST(AT91_REG *) 0xFFFD4114) // (PDC_SSC) Receive Next Counter Register
1867 #define AT91C_SSC_TPR (AT91_CAST(AT91_REG *) 0xFFFD4108) // (PDC_SSC) Transmit Pointer Register
1868 #define AT91C_SSC_PTCR (AT91_CAST(AT91_REG *) 0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register
1869 #define AT91C_SSC_TCR (AT91_CAST(AT91_REG *) 0xFFFD410C) // (PDC_SSC) Transmit Counter Register
1870 #define AT91C_SSC_RCR (AT91_CAST(AT91_REG *) 0xFFFD4104) // (PDC_SSC) Receive Counter Register
1871 #define AT91C_SSC_RNPR (AT91_CAST(AT91_REG *) 0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register
1872 #define AT91C_SSC_TNPR (AT91_CAST(AT91_REG *) 0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register
1873 #define AT91C_SSC_PTSR (AT91_CAST(AT91_REG *) 0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register
1874 // ========== Register definition for SSC peripheral ==========
1875 #define AT91C_SSC_RHR (AT91_CAST(AT91_REG *) 0xFFFD4020) // (SSC) Receive Holding Register
1876 #define AT91C_SSC_RSHR (AT91_CAST(AT91_REG *) 0xFFFD4030) // (SSC) Receive Sync Holding Register
1877 #define AT91C_SSC_TFMR (AT91_CAST(AT91_REG *) 0xFFFD401C) // (SSC) Transmit Frame Mode Register
1878 #define AT91C_SSC_IDR (AT91_CAST(AT91_REG *) 0xFFFD4048) // (SSC) Interrupt Disable Register
1879 #define AT91C_SSC_THR (AT91_CAST(AT91_REG *) 0xFFFD4024) // (SSC) Transmit Holding Register
1880 #define AT91C_SSC_RCMR (AT91_CAST(AT91_REG *) 0xFFFD4010) // (SSC) Receive Clock ModeRegister
1881 #define AT91C_SSC_IER (AT91_CAST(AT91_REG *) 0xFFFD4044) // (SSC) Interrupt Enable Register
1882 #define AT91C_SSC_TSHR (AT91_CAST(AT91_REG *) 0xFFFD4034) // (SSC) Transmit Sync Holding Register
1883 #define AT91C_SSC_SR (AT91_CAST(AT91_REG *) 0xFFFD4040) // (SSC) Status Register
1884 #define AT91C_SSC_CMR (AT91_CAST(AT91_REG *) 0xFFFD4004) // (SSC) Clock Mode Register
1885 #define AT91C_SSC_TCMR (AT91_CAST(AT91_REG *) 0xFFFD4018) // (SSC) Transmit Clock Mode Register
1886 #define AT91C_SSC_CR (AT91_CAST(AT91_REG *) 0xFFFD4000) // (SSC) Control Register
1887 #define AT91C_SSC_IMR (AT91_CAST(AT91_REG *) 0xFFFD404C) // (SSC) Interrupt Mask Register
1888 #define AT91C_SSC_RFMR (AT91_CAST(AT91_REG *) 0xFFFD4014) // (SSC) Receive Frame Mode Register
1889 // ========== Register definition for PDC_US1 peripheral ==========
1890 #define AT91C_US1_RNCR (AT91_CAST(AT91_REG *) 0xFFFC4114) // (PDC_US1) Receive Next Counter Register
1891 #define AT91C_US1_PTCR (AT91_CAST(AT91_REG *) 0xFFFC4120) // (PDC_US1) PDC Transfer Control Register
1892 #define AT91C_US1_TCR (AT91_CAST(AT91_REG *) 0xFFFC410C) // (PDC_US1) Transmit Counter Register
1893 #define AT91C_US1_PTSR (AT91_CAST(AT91_REG *) 0xFFFC4124) // (PDC_US1) PDC Transfer Status Register
1894 #define AT91C_US1_TNPR (AT91_CAST(AT91_REG *) 0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register
1895 #define AT91C_US1_RCR (AT91_CAST(AT91_REG *) 0xFFFC4104) // (PDC_US1) Receive Counter Register
1896 #define AT91C_US1_RNPR (AT91_CAST(AT91_REG *) 0xFFFC4110) // (PDC_US1) Receive Next Pointer Register
1897 #define AT91C_US1_RPR (AT91_CAST(AT91_REG *) 0xFFFC4100) // (PDC_US1) Receive Pointer Register
1898 #define AT91C_US1_TNCR (AT91_CAST(AT91_REG *) 0xFFFC411C) // (PDC_US1) Transmit Next Counter Register
1899 #define AT91C_US1_TPR (AT91_CAST(AT91_REG *) 0xFFFC4108) // (PDC_US1) Transmit Pointer Register
1900 // ========== Register definition for US1 peripheral ==========
1901 #define AT91C_US1_IF (AT91_CAST(AT91_REG *) 0xFFFC404C) // (US1) IRDA_FILTER Register
1902 #define AT91C_US1_NER (AT91_CAST(AT91_REG *) 0xFFFC4044) // (US1) Nb Errors Register
1903 #define AT91C_US1_RTOR (AT91_CAST(AT91_REG *) 0xFFFC4024) // (US1) Receiver Time-out Register
1904 #define AT91C_US1_CSR (AT91_CAST(AT91_REG *) 0xFFFC4014) // (US1) Channel Status Register
1905 #define AT91C_US1_IDR (AT91_CAST(AT91_REG *) 0xFFFC400C) // (US1) Interrupt Disable Register
1906 #define AT91C_US1_IER (AT91_CAST(AT91_REG *) 0xFFFC4008) // (US1) Interrupt Enable Register
1907 #define AT91C_US1_THR (AT91_CAST(AT91_REG *) 0xFFFC401C) // (US1) Transmitter Holding Register
1908 #define AT91C_US1_TTGR (AT91_CAST(AT91_REG *) 0xFFFC4028) // (US1) Transmitter Time-guard Register
1909 #define AT91C_US1_RHR (AT91_CAST(AT91_REG *) 0xFFFC4018) // (US1) Receiver Holding Register
1910 #define AT91C_US1_BRGR (AT91_CAST(AT91_REG *) 0xFFFC4020) // (US1) Baud Rate Generator Register
1911 #define AT91C_US1_IMR (AT91_CAST(AT91_REG *) 0xFFFC4010) // (US1) Interrupt Mask Register
1912 #define AT91C_US1_FIDI (AT91_CAST(AT91_REG *) 0xFFFC4040) // (US1) FI_DI_Ratio Register
1913 #define AT91C_US1_CR (AT91_CAST(AT91_REG *) 0xFFFC4000) // (US1) Control Register
1914 #define AT91C_US1_MR (AT91_CAST(AT91_REG *) 0xFFFC4004) // (US1) Mode Register
1915 // ========== Register definition for PDC_US0 peripheral ==========
1916 #define AT91C_US0_TNPR (AT91_CAST(AT91_REG *) 0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register
1917 #define AT91C_US0_RNPR (AT91_CAST(AT91_REG *) 0xFFFC0110) // (PDC_US0) Receive Next Pointer Register
1918 #define AT91C_US0_TCR (AT91_CAST(AT91_REG *) 0xFFFC010C) // (PDC_US0) Transmit Counter Register
1919 #define AT91C_US0_PTCR (AT91_CAST(AT91_REG *) 0xFFFC0120) // (PDC_US0) PDC Transfer Control Register
1920 #define AT91C_US0_PTSR (AT91_CAST(AT91_REG *) 0xFFFC0124) // (PDC_US0) PDC Transfer Status Register
1921 #define AT91C_US0_TNCR (AT91_CAST(AT91_REG *) 0xFFFC011C) // (PDC_US0) Transmit Next Counter Register
1922 #define AT91C_US0_TPR (AT91_CAST(AT91_REG *) 0xFFFC0108) // (PDC_US0) Transmit Pointer Register
1923 #define AT91C_US0_RCR (AT91_CAST(AT91_REG *) 0xFFFC0104) // (PDC_US0) Receive Counter Register
1924 #define AT91C_US0_RPR (AT91_CAST(AT91_REG *) 0xFFFC0100) // (PDC_US0) Receive Pointer Register
1925 #define AT91C_US0_RNCR (AT91_CAST(AT91_REG *) 0xFFFC0114) // (PDC_US0) Receive Next Counter Register
1926 // ========== Register definition for US0 peripheral ==========
1927 #define AT91C_US0_BRGR (AT91_CAST(AT91_REG *) 0xFFFC0020) // (US0) Baud Rate Generator Register
1928 #define AT91C_US0_NER (AT91_CAST(AT91_REG *) 0xFFFC0044) // (US0) Nb Errors Register
1929 #define AT91C_US0_CR (AT91_CAST(AT91_REG *) 0xFFFC0000) // (US0) Control Register
1930 #define AT91C_US0_IMR (AT91_CAST(AT91_REG *) 0xFFFC0010) // (US0) Interrupt Mask Register
1931 #define AT91C_US0_FIDI (AT91_CAST(AT91_REG *) 0xFFFC0040) // (US0) FI_DI_Ratio Register
1932 #define AT91C_US0_TTGR (AT91_CAST(AT91_REG *) 0xFFFC0028) // (US0) Transmitter Time-guard Register
1933 #define AT91C_US0_MR (AT91_CAST(AT91_REG *) 0xFFFC0004) // (US0) Mode Register
1934 #define AT91C_US0_RTOR (AT91_CAST(AT91_REG *) 0xFFFC0024) // (US0) Receiver Time-out Register
1935 #define AT91C_US0_CSR (AT91_CAST(AT91_REG *) 0xFFFC0014) // (US0) Channel Status Register
1936 #define AT91C_US0_RHR (AT91_CAST(AT91_REG *) 0xFFFC0018) // (US0) Receiver Holding Register
1937 #define AT91C_US0_IDR (AT91_CAST(AT91_REG *) 0xFFFC000C) // (US0) Interrupt Disable Register
1938 #define AT91C_US0_THR (AT91_CAST(AT91_REG *) 0xFFFC001C) // (US0) Transmitter Holding Register
1939 #define AT91C_US0_IF (AT91_CAST(AT91_REG *) 0xFFFC004C) // (US0) IRDA_FILTER Register
1940 #define AT91C_US0_IER (AT91_CAST(AT91_REG *) 0xFFFC0008) // (US0) Interrupt Enable Register
1941 // ========== Register definition for TWI peripheral ==========
1942 #define AT91C_TWI_IER (AT91_CAST(AT91_REG *) 0xFFFB8024) // (TWI) Interrupt Enable Register
1943 #define AT91C_TWI_CR (AT91_CAST(AT91_REG *) 0xFFFB8000) // (TWI) Control Register
1944 #define AT91C_TWI_SR (AT91_CAST(AT91_REG *) 0xFFFB8020) // (TWI) Status Register
1945 #define AT91C_TWI_IMR (AT91_CAST(AT91_REG *) 0xFFFB802C) // (TWI) Interrupt Mask Register
1946 #define AT91C_TWI_THR (AT91_CAST(AT91_REG *) 0xFFFB8034) // (TWI) Transmit Holding Register
1947 #define AT91C_TWI_IDR (AT91_CAST(AT91_REG *) 0xFFFB8028) // (TWI) Interrupt Disable Register
1948 #define AT91C_TWI_IADR (AT91_CAST(AT91_REG *) 0xFFFB800C) // (TWI) Internal Address Register
1949 #define AT91C_TWI_MMR (AT91_CAST(AT91_REG *) 0xFFFB8004) // (TWI) Master Mode Register
1950 #define AT91C_TWI_CWGR (AT91_CAST(AT91_REG *) 0xFFFB8010) // (TWI) Clock Waveform Generator Register
1951 #define AT91C_TWI_RHR (AT91_CAST(AT91_REG *) 0xFFFB8030) // (TWI) Receive Holding Register
1952 // ========== Register definition for TC0 peripheral ==========
1953 #define AT91C_TC0_SR (AT91_CAST(AT91_REG *) 0xFFFA0020) // (TC0) Status Register
1954 #define AT91C_TC0_RC (AT91_CAST(AT91_REG *) 0xFFFA001C) // (TC0) Register C
1955 #define AT91C_TC0_RB (AT91_CAST(AT91_REG *) 0xFFFA0018) // (TC0) Register B
1956 #define AT91C_TC0_CCR (AT91_CAST(AT91_REG *) 0xFFFA0000) // (TC0) Channel Control Register
1957 #define AT91C_TC0_CMR (AT91_CAST(AT91_REG *) 0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)
1958 #define AT91C_TC0_IER (AT91_CAST(AT91_REG *) 0xFFFA0024) // (TC0) Interrupt Enable Register
1959 #define AT91C_TC0_RA (AT91_CAST(AT91_REG *) 0xFFFA0014) // (TC0) Register A
1960 #define AT91C_TC0_IDR (AT91_CAST(AT91_REG *) 0xFFFA0028) // (TC0) Interrupt Disable Register
1961 #define AT91C_TC0_CV (AT91_CAST(AT91_REG *) 0xFFFA0010) // (TC0) Counter Value
1962 #define AT91C_TC0_IMR (AT91_CAST(AT91_REG *) 0xFFFA002C) // (TC0) Interrupt Mask Register
1963 // ========== Register definition for TC1 peripheral ==========
1964 #define AT91C_TC1_RB (AT91_CAST(AT91_REG *) 0xFFFA0058) // (TC1) Register B
1965 #define AT91C_TC1_CCR (AT91_CAST(AT91_REG *) 0xFFFA0040) // (TC1) Channel Control Register
1966 #define AT91C_TC1_IER (AT91_CAST(AT91_REG *) 0xFFFA0064) // (TC1) Interrupt Enable Register
1967 #define AT91C_TC1_IDR (AT91_CAST(AT91_REG *) 0xFFFA0068) // (TC1) Interrupt Disable Register
1968 #define AT91C_TC1_SR (AT91_CAST(AT91_REG *) 0xFFFA0060) // (TC1) Status Register
1969 #define AT91C_TC1_CMR (AT91_CAST(AT91_REG *) 0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)
1970 #define AT91C_TC1_RA (AT91_CAST(AT91_REG *) 0xFFFA0054) // (TC1) Register A
1971 #define AT91C_TC1_RC (AT91_CAST(AT91_REG *) 0xFFFA005C) // (TC1) Register C
1972 #define AT91C_TC1_IMR (AT91_CAST(AT91_REG *) 0xFFFA006C) // (TC1) Interrupt Mask Register
1973 #define AT91C_TC1_CV (AT91_CAST(AT91_REG *) 0xFFFA0050) // (TC1) Counter Value
1974 // ========== Register definition for TC2 peripheral ==========
1975 #define AT91C_TC2_CMR (AT91_CAST(AT91_REG *) 0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)
1976 #define AT91C_TC2_CCR (AT91_CAST(AT91_REG *) 0xFFFA0080) // (TC2) Channel Control Register
1977 #define AT91C_TC2_CV (AT91_CAST(AT91_REG *) 0xFFFA0090) // (TC2) Counter Value
1978 #define AT91C_TC2_RA (AT91_CAST(AT91_REG *) 0xFFFA0094) // (TC2) Register A
1979 #define AT91C_TC2_RB (AT91_CAST(AT91_REG *) 0xFFFA0098) // (TC2) Register B
1980 #define AT91C_TC2_IDR (AT91_CAST(AT91_REG *) 0xFFFA00A8) // (TC2) Interrupt Disable Register
1981 #define AT91C_TC2_IMR (AT91_CAST(AT91_REG *) 0xFFFA00AC) // (TC2) Interrupt Mask Register
1982 #define AT91C_TC2_RC (AT91_CAST(AT91_REG *) 0xFFFA009C) // (TC2) Register C
1983 #define AT91C_TC2_IER (AT91_CAST(AT91_REG *) 0xFFFA00A4) // (TC2) Interrupt Enable Register
1984 #define AT91C_TC2_SR (AT91_CAST(AT91_REG *) 0xFFFA00A0) // (TC2) Status Register
1985 // ========== Register definition for TCB peripheral ==========
1986 #define AT91C_TCB_BMR (AT91_CAST(AT91_REG *) 0xFFFA00C4) // (TCB) TC Block Mode Register
1987 #define AT91C_TCB_BCR (AT91_CAST(AT91_REG *) 0xFFFA00C0) // (TCB) TC Block Control Register
1988 // ========== Register definition for PWMC_CH3 peripheral ==========
1989 #define AT91C_PWMC_CH3_CUPDR (AT91_CAST(AT91_REG *) 0xFFFCC270) // (PWMC_CH3) Channel Update Register
1990 #define AT91C_PWMC_CH3_Reserved (AT91_CAST(AT91_REG *) 0xFFFCC274) // (PWMC_CH3) Reserved
1991 #define AT91C_PWMC_CH3_CPRDR (AT91_CAST(AT91_REG *) 0xFFFCC268) // (PWMC_CH3) Channel Period Register
1992 #define AT91C_PWMC_CH3_CDTYR (AT91_CAST(AT91_REG *) 0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register
1993 #define AT91C_PWMC_CH3_CCNTR (AT91_CAST(AT91_REG *) 0xFFFCC26C) // (PWMC_CH3) Channel Counter Register
1994 #define AT91C_PWMC_CH3_CMR (AT91_CAST(AT91_REG *) 0xFFFCC260) // (PWMC_CH3) Channel Mode Register
1995 // ========== Register definition for PWMC_CH2 peripheral ==========
1996 #define AT91C_PWMC_CH2_Reserved (AT91_CAST(AT91_REG *) 0xFFFCC254) // (PWMC_CH2) Reserved
1997 #define AT91C_PWMC_CH2_CMR (AT91_CAST(AT91_REG *) 0xFFFCC240) // (PWMC_CH2) Channel Mode Register
1998 #define AT91C_PWMC_CH2_CCNTR (AT91_CAST(AT91_REG *) 0xFFFCC24C) // (PWMC_CH2) Channel Counter Register
1999 #define AT91C_PWMC_CH2_CPRDR (AT91_CAST(AT91_REG *) 0xFFFCC248) // (PWMC_CH2) Channel Period Register
2000 #define AT91C_PWMC_CH2_CUPDR (AT91_CAST(AT91_REG *) 0xFFFCC250) // (PWMC_CH2) Channel Update Register
2001 #define AT91C_PWMC_CH2_CDTYR (AT91_CAST(AT91_REG *) 0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register
2002 // ========== Register definition for PWMC_CH1 peripheral ==========
2003 #define AT91C_PWMC_CH1_Reserved (AT91_CAST(AT91_REG *) 0xFFFCC234) // (PWMC_CH1) Reserved
2004 #define AT91C_PWMC_CH1_CUPDR (AT91_CAST(AT91_REG *) 0xFFFCC230) // (PWMC_CH1) Channel Update Register
2005 #define AT91C_PWMC_CH1_CPRDR (AT91_CAST(AT91_REG *) 0xFFFCC228) // (PWMC_CH1) Channel Period Register
2006 #define AT91C_PWMC_CH1_CCNTR (AT91_CAST(AT91_REG *) 0xFFFCC22C) // (PWMC_CH1) Channel Counter Register
2007 #define AT91C_PWMC_CH1_CDTYR (AT91_CAST(AT91_REG *) 0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register
2008 #define AT91C_PWMC_CH1_CMR (AT91_CAST(AT91_REG *) 0xFFFCC220) // (PWMC_CH1) Channel Mode Register
2009 // ========== Register definition for PWMC_CH0 peripheral ==========
2010 #define AT91C_PWMC_CH0_Reserved (AT91_CAST(AT91_REG *) 0xFFFCC214) // (PWMC_CH0) Reserved
2011 #define AT91C_PWMC_CH0_CPRDR (AT91_CAST(AT91_REG *) 0xFFFCC208) // (PWMC_CH0) Channel Period Register
2012 #define AT91C_PWMC_CH0_CDTYR (AT91_CAST(AT91_REG *) 0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register
2013 #define AT91C_PWMC_CH0_CMR (AT91_CAST(AT91_REG *) 0xFFFCC200) // (PWMC_CH0) Channel Mode Register
2014 #define AT91C_PWMC_CH0_CUPDR (AT91_CAST(AT91_REG *) 0xFFFCC210) // (PWMC_CH0) Channel Update Register
2015 #define AT91C_PWMC_CH0_CCNTR (AT91_CAST(AT91_REG *) 0xFFFCC20C) // (PWMC_CH0) Channel Counter Register
2016 // ========== Register definition for PWMC peripheral ==========
2017 #define AT91C_PWMC_IDR (AT91_CAST(AT91_REG *) 0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register
2018 #define AT91C_PWMC_DIS (AT91_CAST(AT91_REG *) 0xFFFCC008) // (PWMC) PWMC Disable Register
2019 #define AT91C_PWMC_IER (AT91_CAST(AT91_REG *) 0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register
2020 #define AT91C_PWMC_VR (AT91_CAST(AT91_REG *) 0xFFFCC0FC) // (PWMC) PWMC Version Register
2021 #define AT91C_PWMC_ISR (AT91_CAST(AT91_REG *) 0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register
2022 #define AT91C_PWMC_SR (AT91_CAST(AT91_REG *) 0xFFFCC00C) // (PWMC) PWMC Status Register
2023 #define AT91C_PWMC_IMR (AT91_CAST(AT91_REG *) 0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register
2024 #define AT91C_PWMC_MR (AT91_CAST(AT91_REG *) 0xFFFCC000) // (PWMC) PWMC Mode Register
2025 #define AT91C_PWMC_ENA (AT91_CAST(AT91_REG *) 0xFFFCC004) // (PWMC) PWMC Enable Register
2026 // ========== Register definition for UDP peripheral ==========
2027 #define AT91C_UDP_IMR (AT91_CAST(AT91_REG *) 0xFFFB0018) // (UDP) Interrupt Mask Register
2028 #define AT91C_UDP_FADDR (AT91_CAST(AT91_REG *) 0xFFFB0008) // (UDP) Function Address Register
2029 #define AT91C_UDP_NUM (AT91_CAST(AT91_REG *) 0xFFFB0000) // (UDP) Frame Number Register
2030 #define AT91C_UDP_FDR (AT91_CAST(AT91_REG *) 0xFFFB0050) // (UDP) Endpoint FIFO Data Register
2031 #define AT91C_UDP_ISR (AT91_CAST(AT91_REG *) 0xFFFB001C) // (UDP) Interrupt Status Register
2032 #define AT91C_UDP_CSR (AT91_CAST(AT91_REG *) 0xFFFB0030) // (UDP) Endpoint Control and Status Register
2033 #define AT91C_UDP_IDR (AT91_CAST(AT91_REG *) 0xFFFB0014) // (UDP) Interrupt Disable Register
2034 #define AT91C_UDP_ICR (AT91_CAST(AT91_REG *) 0xFFFB0020) // (UDP) Interrupt Clear Register
2035 #define AT91C_UDP_RSTEP (AT91_CAST(AT91_REG *) 0xFFFB0028) // (UDP) Reset Endpoint Register
2036 #define AT91C_UDP_TXVC (AT91_CAST(AT91_REG *) 0xFFFB0074) // (UDP) Transceiver Control Register
2037 #define AT91C_UDP_GLBSTATE (AT91_CAST(AT91_REG *) 0xFFFB0004) // (UDP) Global State Register
2038 #define AT91C_UDP_IER (AT91_CAST(AT91_REG *) 0xFFFB0010) // (UDP) Interrupt Enable Register
2039 
2040 // *****************************************************************************
2041 // PIO DEFINITIONS FOR AT91SAM7S256
2042 // *****************************************************************************
2043 #define AT91C_PIO_PA0 (1 << 0) // Pin Controlled by PA0
2044 #define AT91C_PA0_PWM0 (AT91C_PIO_PA0) // PWM Channel 0
2045 #define AT91C_PA0_TIOA0 (AT91C_PIO_PA0) // Timer Counter 0 Multipurpose Timer I/O Pin A
2046 #define AT91C_PIO_PA1 (1 << 1) // Pin Controlled by PA1
2047 #define AT91C_PA1_PWM1 (AT91C_PIO_PA1) // PWM Channel 1
2048 #define AT91C_PA1_TIOB0 (AT91C_PIO_PA1) // Timer Counter 0 Multipurpose Timer I/O Pin B
2049 #define AT91C_PIO_PA10 (1 << 10) // Pin Controlled by PA10
2050 #define AT91C_PA10_DTXD (AT91C_PIO_PA10) // DBGU Debug Transmit Data
2051 #define AT91C_PA10_NPCS2 (AT91C_PIO_PA10) // SPI Peripheral Chip Select 2
2052 #define AT91C_PIO_PA11 (1 << 11) // Pin Controlled by PA11
2053 #define AT91C_PA11_NPCS0 (AT91C_PIO_PA11) // SPI Peripheral Chip Select 0
2054 #define AT91C_PA11_PWM0 (AT91C_PIO_PA11) // PWM Channel 0
2055 #define AT91C_PIO_PA12 (1 << 12) // Pin Controlled by PA12
2056 #define AT91C_PA12_MISO (AT91C_PIO_PA12) // SPI Master In Slave
2057 #define AT91C_PA12_PWM1 (AT91C_PIO_PA12) // PWM Channel 1
2058 #define AT91C_PIO_PA13 (1 << 13) // Pin Controlled by PA13
2059 #define AT91C_PA13_MOSI (AT91C_PIO_PA13) // SPI Master Out Slave
2060 #define AT91C_PA13_PWM2 (AT91C_PIO_PA13) // PWM Channel 2
2061 #define AT91C_PIO_PA14 (1 << 14) // Pin Controlled by PA14
2062 #define AT91C_PA14_SPCK (AT91C_PIO_PA14) // SPI Serial Clock
2063 #define AT91C_PA14_PWM3 (AT91C_PIO_PA14) // PWM Channel 3
2064 #define AT91C_PIO_PA15 (1 << 15) // Pin Controlled by PA15
2065 #define AT91C_PA15_TF (AT91C_PIO_PA15) // SSC Transmit Frame Sync
2066 #define AT91C_PA15_TIOA1 (AT91C_PIO_PA15) // Timer Counter 1 Multipurpose Timer I/O Pin A
2067 #define AT91C_PIO_PA16 (1 << 16) // Pin Controlled by PA16
2068 #define AT91C_PA16_TK (AT91C_PIO_PA16) // SSC Transmit Clock
2069 #define AT91C_PA16_TIOB1 (AT91C_PIO_PA16) // Timer Counter 1 Multipurpose Timer I/O Pin B
2070 #define AT91C_PIO_PA17 (1 << 17) // Pin Controlled by PA17
2071 #define AT91C_PA17_TD (AT91C_PIO_PA17) // SSC Transmit data
2072 #define AT91C_PA17_PCK1 (AT91C_PIO_PA17) // PMC Programmable Clock Output 1
2073 #define AT91C_PIO_PA18 (1 << 18) // Pin Controlled by PA18
2074 #define AT91C_PA18_RD (AT91C_PIO_PA18) // SSC Receive Data
2075 #define AT91C_PA18_PCK2 (AT91C_PIO_PA18) // PMC Programmable Clock Output 2
2076 #define AT91C_PIO_PA19 (1 << 19) // Pin Controlled by PA19
2077 #define AT91C_PA19_RK (AT91C_PIO_PA19) // SSC Receive Clock
2078 #define AT91C_PA19_FIQ (AT91C_PIO_PA19) // AIC Fast Interrupt Input
2079 #define AT91C_PIO_PA2 (1 << 2) // Pin Controlled by PA2
2080 #define AT91C_PA2_PWM2 (AT91C_PIO_PA2) // PWM Channel 2
2081 #define AT91C_PA2_SCK0 (AT91C_PIO_PA2) // USART 0 Serial Clock
2082 #define AT91C_PIO_PA20 (1 << 20) // Pin Controlled by PA20
2083 #define AT91C_PA20_RF (AT91C_PIO_PA20) // SSC Receive Frame Sync
2084 #define AT91C_PA20_IRQ0 (AT91C_PIO_PA20) // External Interrupt 0
2085 #define AT91C_PIO_PA21 (1 << 21) // Pin Controlled by PA21
2086 #define AT91C_PA21_RXD1 (AT91C_PIO_PA21) // USART 1 Receive Data
2087 #define AT91C_PA21_PCK1 (AT91C_PIO_PA21) // PMC Programmable Clock Output 1
2088 #define AT91C_PIO_PA22 (1 << 22) // Pin Controlled by PA22
2089 #define AT91C_PA22_TXD1 (AT91C_PIO_PA22) // USART 1 Transmit Data
2090 #define AT91C_PA22_NPCS3 (AT91C_PIO_PA22) // SPI Peripheral Chip Select 3
2091 #define AT91C_PIO_PA23 (1 << 23) // Pin Controlled by PA23
2092 #define AT91C_PA23_SCK1 (AT91C_PIO_PA23) // USART 1 Serial Clock
2093 #define AT91C_PA23_PWM0 (AT91C_PIO_PA23) // PWM Channel 0
2094 #define AT91C_PIO_PA24 (1 << 24) // Pin Controlled by PA24
2095 #define AT91C_PA24_RTS1 (AT91C_PIO_PA24) // USART 1 Ready To Send
2096 #define AT91C_PA24_PWM1 (AT91C_PIO_PA24) // PWM Channel 1
2097 #define AT91C_PIO_PA25 (1 << 25) // Pin Controlled by PA25
2098 #define AT91C_PA25_CTS1 (AT91C_PIO_PA25) // USART 1 Clear To Send
2099 #define AT91C_PA25_PWM2 (AT91C_PIO_PA25) // PWM Channel 2
2100 #define AT91C_PIO_PA26 (1 << 26) // Pin Controlled by PA26
2101 #define AT91C_PA26_DCD1 (AT91C_PIO_PA26) // USART 1 Data Carrier Detect
2102 #define AT91C_PA26_TIOA2 (AT91C_PIO_PA26) // Timer Counter 2 Multipurpose Timer I/O Pin A
2103 #define AT91C_PIO_PA27 (1 << 27) // Pin Controlled by PA27
2104 #define AT91C_PA27_DTR1 (AT91C_PIO_PA27) // USART 1 Data Terminal ready
2105 #define AT91C_PA27_TIOB2 (AT91C_PIO_PA27) // Timer Counter 2 Multipurpose Timer I/O Pin B
2106 #define AT91C_PIO_PA28 (1 << 28) // Pin Controlled by PA28
2107 #define AT91C_PA28_DSR1 (AT91C_PIO_PA28) // USART 1 Data Set ready
2108 #define AT91C_PA28_TCLK1 (AT91C_PIO_PA28) // Timer Counter 1 external clock input
2109 #define AT91C_PIO_PA29 (1 << 29) // Pin Controlled by PA29
2110 #define AT91C_PA29_RI1 (AT91C_PIO_PA29) // USART 1 Ring Indicator
2111 #define AT91C_PA29_TCLK2 (AT91C_PIO_PA29) // Timer Counter 2 external clock input
2112 #define AT91C_PIO_PA3 (1 << 3) // Pin Controlled by PA3
2113 #define AT91C_PA3_TWD (AT91C_PIO_PA3) // TWI Two-wire Serial Data
2114 #define AT91C_PA3_NPCS3 (AT91C_PIO_PA3) // SPI Peripheral Chip Select 3
2115 #define AT91C_PIO_PA30 (1 << 30) // Pin Controlled by PA30
2116 #define AT91C_PA30_IRQ1 (AT91C_PIO_PA30) // External Interrupt 1
2117 #define AT91C_PA30_NPCS2 (AT91C_PIO_PA30) // SPI Peripheral Chip Select 2
2118 #define AT91C_PIO_PA31 (1 << 31) // Pin Controlled by PA31
2119 #define AT91C_PA31_NPCS1 (AT91C_PIO_PA31) // SPI Peripheral Chip Select 1
2120 #define AT91C_PA31_PCK2 (AT91C_PIO_PA31) // PMC Programmable Clock Output 2
2121 #define AT91C_PIO_PA4 (1 << 4) // Pin Controlled by PA4
2122 #define AT91C_PA4_TWCK (AT91C_PIO_PA4) // TWI Two-wire Serial Clock
2123 #define AT91C_PA4_TCLK0 (AT91C_PIO_PA4) // Timer Counter 0 external clock input
2124 #define AT91C_PIO_PA5 (1 << 5) // Pin Controlled by PA5
2125 #define AT91C_PA5_RXD0 (AT91C_PIO_PA5) // USART 0 Receive Data
2126 #define AT91C_PA5_NPCS3 (AT91C_PIO_PA5) // SPI Peripheral Chip Select 3
2127 #define AT91C_PIO_PA6 (1 << 6) // Pin Controlled by PA6
2128 #define AT91C_PA6_TXD0 (AT91C_PIO_PA6) // USART 0 Transmit Data
2129 #define AT91C_PA6_PCK0 (AT91C_PIO_PA6) // PMC Programmable Clock Output 0
2130 #define AT91C_PIO_PA7 (1 << 7) // Pin Controlled by PA7
2131 #define AT91C_PA7_RTS0 (AT91C_PIO_PA7) // USART 0 Ready To Send
2132 #define AT91C_PA7_PWM3 (AT91C_PIO_PA7) // PWM Channel 3
2133 #define AT91C_PIO_PA8 (1 << 8) // Pin Controlled by PA8
2134 #define AT91C_PA8_CTS0 (AT91C_PIO_PA8) // USART 0 Clear To Send
2135 #define AT91C_PA8_ADTRG (AT91C_PIO_PA8) // ADC External Trigger
2136 #define AT91C_PIO_PA9 (1 << 9) // Pin Controlled by PA9
2137 #define AT91C_PA9_DRXD (AT91C_PIO_PA9) // DBGU Debug Receive Data
2138 #define AT91C_PA9_NPCS1 (AT91C_PIO_PA9) // SPI Peripheral Chip Select 1
2139 
2140 // *****************************************************************************
2141 // PERIPHERAL ID DEFINITIONS FOR AT91SAM7S256
2142 // *****************************************************************************
2143 #define AT91C_ID_FIQ ( 0) // Advanced Interrupt Controller (FIQ)
2144 #define AT91C_ID_SYS ( 1) // System Peripheral
2145 #define AT91C_ID_PIOA ( 2) // Parallel IO Controller
2146 #define AT91C_ID_3_Reserved ( 3) // Reserved
2147 #define AT91C_ID_ADC ( 4) // Analog-to-Digital Converter
2148 #define AT91C_ID_SPI ( 5) // Serial Peripheral Interface
2149 #define AT91C_ID_US0 ( 6) // USART 0
2150 #define AT91C_ID_US1 ( 7) // USART 1
2151 #define AT91C_ID_SSC ( 8) // Serial Synchronous Controller
2152 #define AT91C_ID_TWI ( 9) // Two-Wire Interface
2153 #define AT91C_ID_PWMC (10) // PWM Controller
2154 #define AT91C_ID_UDP (11) // USB Device Port
2155 #define AT91C_ID_TC0 (12) // Timer Counter 0
2156 #define AT91C_ID_TC1 (13) // Timer Counter 1
2157 #define AT91C_ID_TC2 (14) // Timer Counter 2
2158 #define AT91C_ID_15_Reserved (15) // Reserved
2159 #define AT91C_ID_16_Reserved (16) // Reserved
2160 #define AT91C_ID_17_Reserved (17) // Reserved
2161 #define AT91C_ID_18_Reserved (18) // Reserved
2162 #define AT91C_ID_19_Reserved (19) // Reserved
2163 #define AT91C_ID_20_Reserved (20) // Reserved
2164 #define AT91C_ID_21_Reserved (21) // Reserved
2165 #define AT91C_ID_22_Reserved (22) // Reserved
2166 #define AT91C_ID_23_Reserved (23) // Reserved
2167 #define AT91C_ID_24_Reserved (24) // Reserved
2168 #define AT91C_ID_25_Reserved (25) // Reserved
2169 #define AT91C_ID_26_Reserved (26) // Reserved
2170 #define AT91C_ID_27_Reserved (27) // Reserved
2171 #define AT91C_ID_28_Reserved (28) // Reserved
2172 #define AT91C_ID_29_Reserved (29) // Reserved
2173 #define AT91C_ID_IRQ0 (30) // Advanced Interrupt Controller (IRQ0)
2174 #define AT91C_ID_IRQ1 (31) // Advanced Interrupt Controller (IRQ1)
2175 #define AT91C_ALL_INT (0xC0007FF7) // ALL VALID INTERRUPTS
2176 
2177 // *****************************************************************************
2178 // BASE ADDRESS DEFINITIONS FOR AT91SAM7S256
2179 // *****************************************************************************
2180 #define AT91C_BASE_SYS (AT91_CAST(AT91PS_SYS) 0xFFFFF000) // (SYS) Base Address
2181 #define AT91C_BASE_AIC (AT91_CAST(AT91PS_AIC) 0xFFFFF000) // (AIC) Base Address
2182 #define AT91C_BASE_PDC_DBGU (AT91_CAST(AT91PS_PDC) 0xFFFFF300) // (PDC_DBGU) Base Address
2183 #define AT91C_BASE_DBGU (AT91_CAST(AT91PS_DBGU) 0xFFFFF200) // (DBGU) Base Address
2184 #define AT91C_BASE_PIOA (AT91_CAST(AT91PS_PIO) 0xFFFFF400) // (PIOA) Base Address
2185 #define AT91C_BASE_CKGR (AT91_CAST(AT91PS_CKGR) 0xFFFFFC20) // (CKGR) Base Address
2186 #define AT91C_BASE_PMC (AT91_CAST(AT91PS_PMC) 0xFFFFFC00) // (PMC) Base Address
2187 #define AT91C_BASE_RSTC (AT91_CAST(AT91PS_RSTC) 0xFFFFFD00) // (RSTC) Base Address
2188 #define AT91C_BASE_RTTC (AT91_CAST(AT91PS_RTTC) 0xFFFFFD20) // (RTTC) Base Address
2189 #define AT91C_BASE_PITC (AT91_CAST(AT91PS_PITC) 0xFFFFFD30) // (PITC) Base Address
2190 #define AT91C_BASE_WDTC (AT91_CAST(AT91PS_WDTC) 0xFFFFFD40) // (WDTC) Base Address
2191 #define AT91C_BASE_VREG (AT91_CAST(AT91PS_VREG) 0xFFFFFD60) // (VREG) Base Address
2192 #define AT91C_BASE_MC (AT91_CAST(AT91PS_MC) 0xFFFFFF00) // (MC) Base Address
2193 #define AT91C_BASE_PDC_SPI (AT91_CAST(AT91PS_PDC) 0xFFFE0100) // (PDC_SPI) Base Address
2194 #define AT91C_BASE_SPI (AT91_CAST(AT91PS_SPI) 0xFFFE0000) // (SPI) Base Address
2195 #define AT91C_BASE_PDC_ADC (AT91_CAST(AT91PS_PDC) 0xFFFD8100) // (PDC_ADC) Base Address
2196 #define AT91C_BASE_ADC (AT91_CAST(AT91PS_ADC) 0xFFFD8000) // (ADC) Base Address
2197 #define AT91C_BASE_PDC_SSC (AT91_CAST(AT91PS_PDC) 0xFFFD4100) // (PDC_SSC) Base Address
2198 #define AT91C_BASE_SSC (AT91_CAST(AT91PS_SSC) 0xFFFD4000) // (SSC) Base Address
2199 #define AT91C_BASE_PDC_US1 (AT91_CAST(AT91PS_PDC) 0xFFFC4100) // (PDC_US1) Base Address
2200 #define AT91C_BASE_US1 (AT91_CAST(AT91PS_USART) 0xFFFC4000) // (US1) Base Address
2201 #define AT91C_BASE_PDC_US0 (AT91_CAST(AT91PS_PDC) 0xFFFC0100) // (PDC_US0) Base Address
2202 #define AT91C_BASE_US0 (AT91_CAST(AT91PS_USART) 0xFFFC0000) // (US0) Base Address
2203 #define AT91C_BASE_TWI (AT91_CAST(AT91PS_TWI) 0xFFFB8000) // (TWI) Base Address
2204 #define AT91C_BASE_TC0 (AT91_CAST(AT91PS_TC) 0xFFFA0000) // (TC0) Base Address
2205 #define AT91C_BASE_TC1 (AT91_CAST(AT91PS_TC) 0xFFFA0040) // (TC1) Base Address
2206 #define AT91C_BASE_TC2 (AT91_CAST(AT91PS_TC) 0xFFFA0080) // (TC2) Base Address
2207 #define AT91C_BASE_TCB (AT91_CAST(AT91PS_TCB) 0xFFFA0000) // (TCB) Base Address
2208 #define AT91C_BASE_PWMC_CH3 (AT91_CAST(AT91PS_PWMC_CH) 0xFFFCC260) // (PWMC_CH3) Base Address
2209 #define AT91C_BASE_PWMC_CH2 (AT91_CAST(AT91PS_PWMC_CH) 0xFFFCC240) // (PWMC_CH2) Base Address
2210 #define AT91C_BASE_PWMC_CH1 (AT91_CAST(AT91PS_PWMC_CH) 0xFFFCC220) // (PWMC_CH1) Base Address
2211 #define AT91C_BASE_PWMC_CH0 (AT91_CAST(AT91PS_PWMC_CH) 0xFFFCC200) // (PWMC_CH0) Base Address
2212 #define AT91C_BASE_PWMC (AT91_CAST(AT91PS_PWMC) 0xFFFCC000) // (PWMC) Base Address
2213 #define AT91C_BASE_UDP (AT91_CAST(AT91PS_UDP) 0xFFFB0000) // (UDP) Base Address
2214 
2215 // *****************************************************************************
2216 // MEMORY MAPPING DEFINITIONS FOR AT91SAM7S256
2217 // *****************************************************************************
2218 // ISRAM
2219 #define AT91C_ISRAM (0x00200000) // Internal SRAM base address
2220 #define AT91C_ISRAM_SIZE (0x00010000) // Internal SRAM size in byte (64 Kbytes)
2221 // IFLASH
2222 #define AT91C_IFLASH (0x00100000) // Internal FLASH base address
2223 #define AT91C_IFLASH_SIZE (0x00040000) // Internal FLASH size in byte (256 Kbytes)
2224 #define AT91C_IFLASH_PAGE_SIZE (256) // Internal FLASH Page Size: 256 bytes
2225 #define AT91C_IFLASH_LOCK_REGION_SIZE (16384) // Internal FLASH Lock Region Size: 16 Kbytes
2226 #define AT91C_IFLASH_NB_OF_PAGES (1024) // Internal FLASH Number of Pages: 1024 bytes
2227 #define AT91C_IFLASH_NB_OF_LOCK_BITS (16) // Internal FLASH Number of Lock Bits: 16 bytes
2228 
2229 #endif
Generated on Fri Aug 30 2013 12:34:07 for Contiki 2.5 by   doxygen 1.8.3.1