Contiki 2.5
sd-arch.h
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2009, Swedish Institute of Computer Science
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  * 2. Redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution.
13  * 3. Neither the name of the Institute nor the names of its contributors
14  * may be used to endorse or promote products derived from this software
15  * without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS'' AND
18  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20  * ARE DISCLAIMED. IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE
21  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27  * SUCH DAMAGE.
28  *
29  * This file is part of the Contiki operating system.
30  *
31  */
32 
33 /**
34  * \file
35  * SD driver implementation using SPI.
36  * \author
37  * Nicolas Tsiftes <nvt@sics.se>
38  */
39 
40 #ifndef SD_ARCH_H
41 #define SD_ARCH_H
42 
43 #include "msb430-uart1.h"
44 
45 #ifndef U1IFG
46 #define U1IFG IFG2
47 #endif /* U1IFG */
48 
49 #define MS_DELAY(x) clock_delay(354 * (x))
50 
51 /* Machine-dependent macros. */
52 #define LOCK_SPI() do { \
53  if(!uart_lock(UART_MODE_SPI)) {\
54  return 0; \
55  } \
56  } while(0)
57 #define UNLOCK_SPI() do { \
58  uart_unlock(UART_MODE_SPI); \
59  } while(0)
60 
61 #define SD_CONNECTED() !(P2IN & 0x40)
62 #define LOWER_CS() (P5OUT &= ~0x01)
63 #define RAISE_CS() do { \
64  UART_WAIT_TXDONE(); \
65  P5OUT |= 0x01; \
66  UART_TX = SPI_IDLE; \
67  UART_WAIT_TXDONE(); \
68  } while(0)
69 
70 /* Configuration parameters. */
71 #define SD_TRANSACTION_ATTEMPTS 512
72 #define SD_READ_RESPONSE_ATTEMPTS 8
73 #define SD_READ_BLOCK_ATTEMPTS 2
74 
75 int sd_arch_init(void);
76 void sd_arch_spi_write(int c);
77 void sd_arch_spi_write_block(uint8_t *bytes, int amount);
78 unsigned sd_arch_spi_read(void);
79 
80 #endif /* !SD_ARCH_H */